Example projects/code for the OrangeCrab
☆111May 7, 2024Updated 2 years ago
Alternatives and similar repositories for orangecrab-examples
Users that are interested in orangecrab-examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ECP5 breakout board in a feather physical format☆546Nov 6, 2024Updated last year
- Bootloader for Fomu☆39Nov 29, 2021Updated 4 years ago
- Basic ECP5 based GigE to SYZYGY interface.☆221Sep 18, 2023Updated 3 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆91Aug 13, 2021Updated 5 years ago
- GsD style kicad Libraries☆10Apr 4, 2020Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Quickstart binaries for flashing ULX3S to factory-default state☆28Apr 19, 2022Updated 4 years ago
- Various interface addon boards and expansions for the Glasgow Digital Interface Explorer☆19Oct 24, 2023Updated 2 years ago
- ☆13Jan 6, 2021Updated 5 years ago
- Low-cost ECP5 FPGA development board☆81Sep 1, 2020Updated 6 years ago
- USB Serial on the TinyFPGA BX☆146Jun 20, 2021Updated 5 years ago
- Linux on LiteX-VexRiscv☆736Sep 15, 2026Updated last week
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 7 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆222May 21, 2022Updated 4 years ago
- FPGA USB stack written in LiteX☆137Jun 5, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆260Aug 21, 2023Updated 3 years ago
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 4 years ago
- WIP: KiCad bus length matching script. MOVED TO CODEBERG!☆30Jun 16, 2024Updated 2 years ago
- List of FPGA Lattice boards using open tools☆362Updated this week
- PCB for ULX3S FPGA R&D board☆463Apr 27, 2025Updated last year
- ULX3S Quick Start☆23Oct 8, 2020Updated 5 years ago
- Bootloader for Fomu☆105Dec 31, 2022Updated 3 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆31May 26, 2019Updated 7 years ago
- Documenting the Lattice ECP5 bit-stream format.☆470Sep 20, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Miscellaneous ULX3S examples (advanced)☆87Feb 7, 2026Updated 7 months ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 3 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆95Nov 7, 2024Updated last year
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆19Apr 9, 2023Updated 3 years ago
- An attempt to recreate the RP2040 PIO in an FPGA☆321Jun 6, 2024Updated 2 years ago
- ZX80/81 implementation for the Ulx3s☆13May 4, 2022Updated 4 years ago
- FPGA ULX2/3 JTAG programmer☆46Nov 2, 2022Updated 3 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆27Aug 23, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 5 years ago
- Documentation archive for onboard hardware and in-tree applets of the Glasgow Interface Explorer☆17Sep 16, 2026Updated last week
- Giant Boards kicad design files☆13Oct 30, 2020Updated 5 years ago
- Documenting Lattice's 28nm FPGA parts☆154Jul 19, 2026Updated 2 months ago
- Open-source ECP5 toolchain, including synthesis, place-and-route, and Risc-V GCC☆67Nov 15, 2019Updated 6 years ago
- SNES for MiSTer☆16Sep 5, 2025Updated last year
- Logicbone ECP5 Development Board☆124Jun 27, 2020Updated 6 years ago