A high-performance C++20 cache simulator with power/area modeling, MESI coherence, prefetching, and multi-level hierarchy support for architecture research and education.
☆12Feb 10, 2026Updated 2 weeks ago
Alternatives and similar repositories for CacheSimulator
Users that are interested in CacheSimulator are comparing it to the libraries listed below
Sorting:
- Archives of SystemC from The Ground Up Book Exercises☆34Nov 14, 2022Updated 3 years ago
- SystemC training aimed at TLM.☆35Jul 31, 2020Updated 5 years ago
- The best rtl_uart in github! This is a UART design based on AXI Stream/Ready Vallid protocol. Support parameterized data bit width, clock…☆11May 8, 2025Updated 9 months ago
- Tools for automated grading of python assignments.☆10Jul 6, 2019Updated 6 years ago
- A MIPS processor with Cache and Advanced Branch Predictor written in SystemVerilog☆11Dec 26, 2020Updated 5 years ago
- ☆27Apr 26, 2020Updated 5 years ago
- reverse shell for GNU/Linux☆10May 12, 2025Updated 9 months ago
- Computer Architecture UIUC SP 2018☆14May 4, 2018Updated 7 years ago
- Clone of Unikraft having patches for UCC2018 Tutorial☆11Dec 16, 2018Updated 7 years ago
- Run MIPS with python!☆12Jun 16, 2020Updated 5 years ago
- Learn UVM by small projects☆17Aug 31, 2021Updated 4 years ago
- ☆12May 21, 2020Updated 5 years ago
- A simple MIPS Simulator that can simulate execution in MIPS for a small subset of instructions under several restrictions☆10Sep 10, 2019Updated 6 years ago
- ☆13May 6, 2021Updated 4 years ago
- LRU-Cache-using-C☆13Mar 25, 2018Updated 7 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- ☆15Dec 11, 2022Updated 3 years ago
- Memory management is one of the most important parts of the operating system. KSM (Kernel Samepage Merging) in Linux kernel is a kind of…☆13Apr 8, 2018Updated 7 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 11 years ago
- A cycle accurate emulator for the 6502 microprocessor☆17Oct 1, 2023Updated 2 years ago
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Jan 6, 2015Updated 11 years ago
- A simplified cache simulator for instructional purposes☆15Dec 30, 2020Updated 5 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- ☆30Updated this week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated this week
- Unified RISC-V Access Platform project repository☆21Updated this week
- Qemu tracing plugin using SimPoints☆17Sep 12, 2024Updated last year
- NoC simulation using gem5 (a simple tul)☆14Mar 23, 2024Updated last year
- CPU Emulator for ARMv7☆15Jun 7, 2022Updated 3 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆18Jun 24, 2021Updated 4 years ago
- GPU Optimized AlexNet Implementation to train on ImageNet 2012 using Tensorflow 2.x☆10Mar 26, 2023Updated 2 years ago
- A branch predictor simulator in C++ that tests 6 different types of branch predictors.☆13Apr 26, 2018Updated 7 years ago
- SoC design & prototyping☆16Jun 13, 2025Updated 8 months ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- 基于树莓派3构建一个操作系统的系列教程☆13Jun 19, 2018Updated 7 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆15Mar 23, 2022Updated 3 years ago
- 🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.☆21Apr 10, 2021Updated 4 years ago
- Cycle-accurate ARMv6-M simulator☆16Feb 9, 2018Updated 8 years ago
- ai_accelerator_basic_for_student (no solve)☆15Mar 27, 2020Updated 5 years ago