A high-performance C++20 cache simulator with power/area modeling, MESI coherence, prefetching, and multi-level hierarchy support for architecture research and education.
☆16Feb 10, 2026Updated 6 months ago
Alternatives and similar repositories for CacheSimulator
Users that are interested in CacheSimulator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemC training aimed at TLM.☆35Jul 31, 2020Updated 6 years ago
- NoC simulation using gem5 (a simple tul)☆16Mar 23, 2024Updated 2 years ago
- A simplified cache simulator for instructional purposes☆15Dec 30, 2020Updated 5 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- Archives of SystemC from The Ground Up Book Exercises☆35Nov 14, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- HARV - HArdened Risc-V☆18Mar 10, 2022Updated 4 years ago
- Learn UVM by small projects☆23Aug 31, 2021Updated 4 years ago
- 4th RISC-V Workshop Tutorials☆13Jul 19, 2016Updated 10 years ago
- The best rtl_uart in github! This is a UART design based on AXI Stream/Ready Vallid protocol. Support parameterized data bit width, clock…☆11May 8, 2025Updated last year
- ☆10Oct 8, 2021Updated 4 years ago
- LRU-Cache-using-C☆14Mar 25, 2018Updated 8 years ago
- A simulator of Cache☆85Aug 29, 2025Updated 11 months ago
- Two Level Cache Controller implementation in Verilog HDL☆64Jul 9, 2020Updated 6 years ago
- A MIPS processor with Cache and Advanced Branch Predictor written in SystemVerilog☆11Dec 26, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Jan 6, 2015Updated 11 years ago
- Computer Architecture UIUC SP 2018☆15May 4, 2018Updated 8 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Jul 20, 2026Updated 3 weeks ago
- Python Cache Hierarchy Simulator☆100Jul 29, 2025Updated last year
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆19Aug 27, 2025Updated 11 months ago
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆18Sep 15, 2020Updated 5 years ago
- A branch predictor simulator in C++ that tests 6 different types of branch predictors.☆13Apr 26, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13May 21, 2020Updated 6 years ago
- ☆15Feb 2, 2026Updated 6 months ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆22Apr 10, 2026Updated 4 months ago
- yolog.dev releases, feedback & support☆16Feb 2, 2026Updated 6 months ago
- Basic VCD comparison tool, for Verilator testing☆24Feb 24, 2026Updated 5 months ago
- 🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.☆21Apr 10, 2021Updated 5 years ago
- A cycle accurate emulator for the 6502 microprocessor☆19Oct 1, 2023Updated 2 years ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- 基于树莓派3构建一个操作系统的系列教程☆13Jun 19, 2018Updated 8 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A LRU cache Implementation in C☆20Oct 4, 2024Updated last year
- MATLAB Vision HDL☆16Jan 17, 2020Updated 6 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- A short tutorial on Gem5 with focus on how to run and modify Garnet2.0☆17Apr 18, 2018Updated 8 years ago
- Intent Driven Orchestration enables management of applications through their Service Level Objectives, while minimizing developer and adm…☆50Jul 25, 2026Updated 2 weeks ago
- CPU Emulator for ARMv7☆14Jun 7, 2022Updated 4 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆18Jun 13, 2025Updated last year