kaitoukito / A-Primer-on-Memory-Consistency-and-Cache-CoherenceView external linksLinks
A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划
☆335May 5, 2024Updated last year
Alternatives and similar repositories for A-Primer-on-Memory-Consistency-and-Cache-Coherence
Users that are interested in A-Primer-on-Memory-Consistency-and-Cache-Coherence are comparing it to the libraries listed below
Sorting:
- 体系结构研讨 + ysyx高阶大纲 (WIP☆197Oct 14, 2024Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Feb 3, 2026Updated last week
- Documentation for XiangShan Design☆42Feb 3, 2026Updated last week
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 8 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- ☆78Oct 29, 2024Updated last year
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆625Aug 13, 2024Updated last year
- ☆65Dec 27, 2025Updated last month
- ☆220Jun 25, 2025Updated 7 months ago
- Open-source non-blocking L2 cache☆52Feb 3, 2026Updated last week
- Collect some IC textbooks for learning.☆183Aug 11, 2022Updated 3 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated 3 weeks ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆32Aug 13, 2024Updated last year
- 自建 chisel 工程模板☆14Jul 19, 2023Updated 2 years ago
- The Source Code Lib for BiscuitOS☆12Oct 15, 2024Updated last year
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 2 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 3 years ago
- RISC-V Matrix Specification☆23Dec 2, 2024Updated last year
- Collect some IC specs for learning.☆21Jun 25, 2024Updated last year
- ☆95Apr 2, 2025Updated 10 months ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Jan 19, 2026Updated 3 weeks ago
- Automatically generated litmus tests for validation LISA-language Linux-kernel memory models☆26Aug 17, 2025Updated 5 months ago
- gem5 FS模式实验手册☆44Mar 8, 2023Updated 2 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Jan 2, 2022Updated 4 years ago
- USTC 体系结构 资料☆13Jul 17, 2022Updated 3 years ago
- ☆14Nov 5, 2017Updated 8 years ago
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 9 months ago
- ☆66Aug 5, 2024Updated last year
- The Herd toolsuite to deal with .cat memory models (version 7.xx)☆289Updated this week
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Dec 18, 2025Updated last month
- Readings in Computer Architectures☆17Dec 21, 2025Updated last month
- 华科开放原子开源俱乐部对外公开文档☆18Jan 12, 2026Updated last month
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated last year
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago