Alternatives and similar repositories for A-Primer-on-Memory-Consistency-and-Cache-Coherence:

Users that are interested in A-Primer-on-Memory-Consistency-and-Cache-Coherence are comparing it to the libraries listed below

• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆142Updated 4 months ago
• shinezyy / micro-arch-training
  How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
  ☆519Updated 6 months ago
• DawnCarol / DawnCarol
  ☆128Updated 3 weeks ago
• sunshaoce / rvcc-course
  ☆82Updated 10 months ago
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆33Updated last year
• ysyx-ta / ysyx-summer-readings
  ☆61Updated 6 months ago
• runninglinuxkernel / riscv_programming_practice
  ☆196Updated last year
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆208Updated 3 years ago
• OpenXiangShan / NEMU
  ☆261Updated this week
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆261Updated 2 months ago
• sunshaoce / rvcc
  本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。
  ☆335Updated last year
• USTC-System-Courses / CECS-Lab
  ☆32Updated last year
• THU-DSP-LAB / ventus-gpgpu
  GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
  ☆708Updated this week
• Groupsun / riscv-mini-five-stage
  This is my graduation project, a simple processor soft core, which implements RV32I ISA.
  ☆15Updated 5 years ago
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆150Updated last month
• ISRC-CAS / riscv-isa-manual-cn
  ☆138Updated last year
• JamesAslan / MicroArchBench
  ☆64Updated 4 months ago
• kaitoukito / Integrated-Circuit-Textbooks
  Collect some IC textbooks for learning.
  ☆124Updated 2 years ago
• OpenXiangShan / GEM5
  ☆74Updated this week
• weedge / perf-book-cn
  https://github.com/dendibakh/perf-book gitbook在线电子书，翻译成中文原始markdown文档
  ☆72Updated 2 months ago
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆133Updated this week
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆128Updated last year
• lshpku / hwd-prefetch-study
  A Study of the SiFive Inclusive L2 Cache
  ☆58Updated last year
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆169Updated 3 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆199Updated 4 years ago
• OSCPU / NutShell-doc
  ☆121Updated 2 years ago
• NJU-ProjectN / fceux-am
  ☆89Updated 3 months ago
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆122Updated 8 months ago
• Ch-EnShen / UCB-CS152-all-materials
  This repository collects all materials from past years of cs152.
  ☆37Updated 7 months ago
• meton-robean / ResearchNote
  通过issue和README来记录日常学习研究笔记 关注 机器学习系统，深度学习， LLVM，性能剖视， Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …
  ☆75Updated 4 years ago