Alternatives and similar repositories for A-Primer-on-Memory-Consistency-and-Cache-Coherence:

Users that are interested in A-Primer-on-Memory-Consistency-and-Cache-Coherence are comparing it to the libraries listed below

• DawnCarol / DawnCarol
  ☆187Updated last week
• shinezyy / micro-arch-training
  How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
  ☆556Updated 8 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆153Updated 6 months ago
• OpenXiangShan / NEMU
  ☆271Updated this week
• Shuiliusheng / boom_stop
  jump to a place when progam runs to the max instruction number
  ☆11Updated last year
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆37Updated 2 years ago
• weedge / perf-book-cn
  https://github.com/dendibakh/perf-book gitbook在线电子书，翻译成中文原始markdown文档
  ☆84Updated 3 months ago
• lshpku / hwd-prefetch-study
  A Study of the SiFive Inclusive L2 Cache
  ☆61Updated last year
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆272Updated this week
• JamesAslan / MicroArchBench
  ☆69Updated 5 months ago
• THU-DSP-LAB / ventus-gpgpu
  GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
  ☆728Updated last week
• cry-daniel / Computer-Architecture-Learning
  ☆60Updated 2 years ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆218Updated 3 years ago
• OpenXiangShan / GEM5
  ☆80Updated this week
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆130Updated last year
• USTC-System-Courses / CECS-Lab
  ☆35Updated last year
• runninglinuxkernel / riscv_programming_practice
  ☆204Updated last year
• OSCPU / NutShell-doc
  ☆122Updated 2 years ago
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆412Updated last week
• sunshaoce / rvcc-course
  ☆84Updated last year
• ysyx-ta / ysyx-summer-readings
  ☆66Updated 8 months ago
• OSCPU / ysyx-workbench
  ☆145Updated 7 months ago
• sunshaoce / rvcc
  本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。
  ☆341Updated last year
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆173Updated 3 years ago
• kaitoukito / Integrated-Circuit-Textbooks
  Collect some IC textbooks for learning.
  ☆134Updated 2 years ago
• P2Tree / LLVM_for_cpu0
  This is a tutorial to learn LLVM, I realize a backend to compiler machine code for cpu0 which is a simple RISC cpu.
  ☆240Updated 3 years ago
• Groupsun / riscv-mini-five-stage
  This is my graduation project, a simple processor soft core, which implements RV32I ISA.
  ☆17Updated 5 years ago
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆139Updated this week
• ISRC-CAS / riscv-isa-manual-cn
  ☆158Updated last year
• datenlord / training
  ☆10Updated last year