Alternatives and similar repositories for A-Primer-on-Memory-Consistency-and-Cache-Coherence

Users that are interested in A-Primer-on-Memory-Consistency-and-Cache-Coherence are comparing it to the libraries listed below

• weedge / perf-book-cn
  https://github.com/dendibakh/perf-book gitbook在线电子书，翻译成中文原始markdown文档
  ☆102Updated 9 months ago
• shinezyy / micro-arch-training
  How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
  ☆591Updated last year
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆43Updated 2 years ago
• DawnCarol / DawnCarol
  ☆206Updated 5 months ago
• OpenXiangShan / NEMU
  Super fast RISC-V ISA emulator for XiangShan processor
  ☆291Updated 3 weeks ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆180Updated 11 months ago
• sunshaoce / rvcc-course
  ☆90Updated last year
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆192Updated last year
• runninglinuxkernel / riscv_programming_practice
  ☆218Updated 2 years ago
• sunshaoce / rvcc
  本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。
  ☆358Updated 2 years ago
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆291Updated last month
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆229Updated 4 years ago
• Shuiliusheng / boom_stop
  jump to a place when progam runs to the max instruction number
  ☆14Updated last year
• NJU-ProjectN / fceux-am
  ☆100Updated 10 months ago
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆426Updated this week
• JamesAslan / MicroArchBench
  ☆74Updated 11 months ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆133Updated last year
• Ch-EnShen / UCB-CS152-all-materials
  This repository collects all materials from past years of cs152.
  ☆51Updated last year
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆161Updated 8 months ago
• P2Tree / LLVM_for_cpu0
  This is a tutorial to learn LLVM, I realize a backend to compiler machine code for cpu0 which is a simple RISC cpu.
  ☆257Updated 3 years ago
• OSCPU / ysyx-workbench
  ☆156Updated last week
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆174Updated 4 years ago
• THU-DSP-LAB / ventus-gpgpu
  GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
  ☆808Updated last week
• OpenXiangShan / GEM5
  ☆103Updated this week
• ISRC-CAS / riscv-isa-manual-cn
  ☆191Updated last year
• USTC-System-Courses / CECS-Lab
  ☆40Updated last year
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆206Updated 5 years ago
• datenlord / training
  ☆11Updated last year
• OSCPU / NutShell-doc
  ☆123Updated 3 years ago
• cry-daniel / Computer-Architecture-Learning
  ☆65Updated 2 years ago