Alternatives and similar repositories for A-Primer-on-Memory-Consistency-and-Cache-Coherence:

Users that are interested in A-Primer-on-Memory-Consistency-and-Cache-Coherence are comparing it to the libraries listed below

• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆133Updated 3 months ago
• shinezyy / micro-arch-training
  How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
  ☆501Updated 5 months ago
• runninglinuxkernel / riscv_programming_practice
  ☆188Updated last year
• OpenXiangShan / NEMU
  ☆253Updated this week
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆32Updated last year
• ysyx-ta / ysyx-summer-readings
  ☆61Updated 5 months ago
• sunshaoce / rvcc-course
  ☆82Updated 9 months ago
• kaitoukito / Integrated-Circuit-Textbooks
  Collect some IC textbooks for learning.
  ☆120Updated 2 years ago
• DawnCarol / DawnCarol
  ☆76Updated 3 weeks ago
• OpenXiangShan / GEM5
  ☆74Updated this week
• ISRC-CAS / riscv-isa-manual-cn
  ☆129Updated last year
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆249Updated last month
• OSCPU / NutShell-doc
  ☆119Updated 2 years ago
• weedge / perf-book-cn
  https://github.com/dendibakh/perf-book gitbook在线电子书，翻译成中文原始markdown文档
  ☆69Updated last month
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆167Updated 3 years ago
• NJU-ProjectN / fceux-am
  ☆85Updated 2 months ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆125Updated last year
• OSCPU / ysyx-workbench
  ☆129Updated 5 months ago
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆149Updated 2 weeks ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆207Updated 3 years ago
• JamesAslan / MicroArchBench
  ☆64Updated 3 months ago
• THU-DSP-LAB / ventus-gpgpu
  GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
  ☆672Updated 3 weeks ago
• f0rm2l1n / riscv-simulator-guide
  RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册
  ☆49Updated 4 years ago
• Groupsun / riscv-mini-five-stage
  This is my graduation project, a simple processor soft core, which implements RV32I ISA.
  ☆14Updated 5 years ago
• datenlord / training
  ☆9Updated last year
• USTC-System-Courses / CECS-Lab
  ☆31Updated last year
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated 10 months ago
• lshpku / hwd-prefetch-study
  A Study of the SiFive Inclusive L2 Cache
  ☆54Updated last year
• github-3rr0r / RV32ISC
  A RISC-V RV32I ISA Single Cycle CPU
  ☆22Updated last year
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆122Updated 7 months ago