Alternatives and similar repositories for A-Primer-on-Memory-Consistency-and-Cache-Coherence

Users that are interested in A-Primer-on-Memory-Consistency-and-Cache-Coherence are comparing it to the libraries listed below

• shinezyy / micro-arch-training
  How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
  ☆603Updated last year
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆44Updated 2 years ago
• DawnCarol / DawnCarol
  ☆209Updated 7 months ago
• weedge / perf-book-cn
  https://github.com/dendibakh/perf-book gitbook在线电子书，翻译成中文原始markdown文档
  ☆106Updated 10 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆186Updated last year
• OpenXiangShan / NEMU
  Super fast RISC-V ISA emulator for XiangShan processor
  ☆298Updated last week
• Ch-EnShen / UCB-CS152-all-materials
  This repository collects all materials from past years of cs152.
  ☆58Updated last year
• lshpku / hwd-prefetch-study
  A Study of the SiFive Inclusive L2 Cache
  ☆69Updated last year
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆294Updated 2 months ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆197Updated last year
• JamesAslan / MicroArchBench
  ☆74Updated last year
• sunshaoce / rvcc-course
  ☆91Updated last year
• Shuiliusheng / boom_stop
  jump to a place when progam runs to the max instruction number
  ☆15Updated last year
• runninglinuxkernel / riscv_programming_practice
  ☆221Updated 2 years ago
• ysyx-ta / ysyx-summer-readings
  ☆67Updated last year
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆161Updated 10 months ago
• sunshaoce / rvcc
  本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。
  ☆359Updated 2 years ago
• THU-DSP-LAB / ventus-gpgpu
  GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
  ☆822Updated 3 weeks ago
• OpenXiangShan / GEM5
  ☆111Updated last week
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆145Updated last year
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆135Updated last year
• USTC-System-Courses / CECS-Lab
  ☆40Updated 2 years ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆232Updated 4 years ago
• loongson-education / nscscc-wiki
  NSCSCC 信息整合
  ☆252Updated 4 years ago
• Groupsun / riscv-mini-five-stage
  This is my graduation project, a simple processor soft core, which implements RV32I ISA.
  ☆16Updated 6 years ago
• rv2036 / rv2036-website
  Official website for Jiachen Project (甲辰计划).
  ☆60Updated 3 weeks ago
• OSCPU / ysyx-workbench
  ☆156Updated 2 weeks ago
• HIT-MaRiver-mips / cpucore-mariver
  ☆35Updated 2 years ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆176Updated 4 years ago
• datenlord / training
  ☆11Updated last year