☆10Mar 19, 2025Updated 11 months ago
Alternatives and similar repositories for Integrated-Circuit-Documents
Users that are interested in Integrated-Circuit-Documents are comparing it to the libraries listed below
Sorting:
- Collect some IC specs for learning.☆21Jun 25, 2024Updated last year
- Collect some IC textbooks for learning.☆183Aug 11, 2022Updated 3 years ago
- P4_16 reference compiler☆23Dec 30, 2025Updated 2 months ago
- Offensive security framework combining 70+ tools for network reconnaissance, OSINT, WiFi attacks, credential cracking, exploitation & tra…☆23Jan 3, 2026Updated 2 months ago
- ☆12Feb 3, 2026Updated last month
- HierCGRA: An Open-Source Framework for Large-Scale CGRA with Hierarchical Modeling and Automated Exploration☆14Mar 6, 2023Updated 3 years ago
- Welcome to "ChatGPT-Sprint" repository. Dive into this sprint challenge to master the foundations of the ChatGPT API and embark on a jour…☆11Apr 16, 2024Updated last year
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆11Jun 25, 2025Updated 8 months ago
- 操作系统经典书籍☆21May 13, 2022Updated 3 years ago
- Yet another awesome fuzzers list☆15Oct 25, 2024Updated last year
- Computational Methods lecture repository☆12Feb 6, 2024Updated 2 years ago
- 杭州房地产观察者☆12Jan 25, 2017Updated 9 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆17Dec 18, 2023Updated 2 years ago
- Nagios Command Line Interface☆27Oct 8, 2015Updated 10 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- 计算 机组织与设计硬件软件接口 原书与伯克利大学哔哩哔哩视频课件☆23May 13, 2022Updated 3 years ago
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆24Sep 21, 2021Updated 4 years ago
- This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction schedulin…☆18May 14, 2021Updated 4 years ago
- visually select kubernetes context/namespace from tree☆25Apr 18, 2025Updated 10 months ago
- This is the repository for the HTML5 version of the Family Health History Tool☆22Apr 29, 2025Updated 10 months ago
- A suite of Intel 8080 Assembly tools☆27Nov 26, 2023Updated 2 years ago
- FFT algorithm for fpga☆25Aug 17, 2021Updated 4 years ago
- RISCV C and Triton AI-Benchmark☆23Jan 28, 2026Updated last month
- 微信活动平台-杭州CodeJam作品☆28Sep 13, 2013Updated 12 years ago
- COMS 超大规模集成电路设计书籍☆31May 12, 2022Updated 3 years ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆25Jun 25, 2018Updated 7 years ago
- Intel® SHMEM - Device initiated shared memory based communication library☆32Nov 12, 2025Updated 3 months ago
- FlashTile is a CUDA Tile IR compiler that is compatible with NVIDIA's tileiras, targeting SM70 through SM121 NVIDIA GPUs.☆54Feb 6, 2026Updated last month
- 🖥️ A collection of SystemVerilog modules and Assembly programs. This repo includes examples of decoders, encoders, binary adders, and in…☆16Feb 19, 2026Updated 2 weeks ago
- ☆26Sep 3, 2020Updated 5 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例，并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆27Jun 1, 2023Updated 2 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Main page☆32Feb 12, 2020Updated 6 years ago
- vector accelerating unit☆35Dec 1, 2020Updated 5 years ago
- A multi-cycle RISC CPU (processor) like MIPS-CPU architecture in VHDL ( a hardware-side implementation )☆29Jun 19, 2021Updated 4 years ago
- ☆27Feb 8, 2022Updated 4 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆31May 12, 2023Updated 2 years ago