Drop In USB CDC ACM core for iCE40 FPGA
☆37Sep 5, 2021Updated 5 years ago
Alternatives and similar repositories for no2muacm
Users that are interested in no2muacm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Experimental USB2 HS/FS host primitives for FPGAs.☆12Oct 26, 2026Updated last week
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 5 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆72Jan 30, 2026Updated 9 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Sep 1, 2026Updated 2 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆48Oct 19, 2026Updated 2 weeks ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆23Oct 2, 2026Updated last month
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆105Feb 17, 2023Updated 3 years ago
- FPGA based modular synth.☆20Jan 8, 2017Updated 9 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆17Apr 6, 2020Updated 6 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- User-friendly explanation of Yosys options☆114Sep 25, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Nitro USB FPGA core☆91Mar 1, 2026Updated 8 months ago
- Python for BitBanging SPI PROM on IceZero FPGA board from RaspPi GPIO pins☆13Jan 14, 2019Updated 7 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆18Sep 10, 2026Updated last month
- Simple 6502 system on a ULX3S FPGA board☆20Feb 26, 2020Updated 6 years ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 5 years ago
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated last year
- ☆13Jan 10, 2016Updated 10 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆53Sep 2, 2023Updated 3 years ago
- ulx3s ghdl examples☆16Mar 6, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ESP32 PS/2 emulator☆16Jan 11, 2020Updated 6 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆194Mar 10, 2024Updated 2 years ago
- The binaries for SaxonSoc Linux and other configurations☆18Mar 23, 2023Updated 3 years ago
- An RFC5297-compliant C implementation of AES-SIV☆21Oct 15, 2020Updated 6 years ago
- FPGA ULX2/3 JTAG programmer☆47Nov 2, 2022Updated 4 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated last year
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- a USB2 highspeed device core, written in amaranth HDL☆53Sep 17, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆22Apr 7, 2026Updated 6 months ago
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆66Nov 14, 2025Updated 11 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- USB Serial on the TinyFPGA BX☆146Jun 20, 2021Updated 5 years ago
- Example code for Blackice MX board written in nmigen☆12Jun 1, 2022Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆88Feb 7, 2026Updated 8 months ago