abs-tudelft / vhdreView external linksLinks
Generator for VHDL regular expression matchers
☆15Jan 11, 2021Updated 5 years ago
Alternatives and similar repositories for vhdre
Users that are interested in vhdre are comparing it to the libraries listed below
Sorting:
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Jan 22, 2026Updated 3 weeks ago
- VHDL dependency analyzer☆24Mar 10, 2020Updated 5 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 4 months ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Updated this week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆63Nov 7, 2025Updated 3 months ago
- VHDL related news.☆27Updated this week
- Python scripts that help generating custom Sigasi Project and Libary configuration files☆19Feb 27, 2024Updated last year
- Hardware Description Language Translator☆18Jan 27, 2026Updated 2 weeks ago
- ☆33Apr 30, 2023Updated 2 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- A VHDL implementation of 128 bit AES encryption with a PCIe interface.☆27Jan 9, 2017Updated 9 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated 2 weeks ago
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆11Apr 12, 2021Updated 4 years ago
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- GHDL C extensions☆11Feb 20, 2020Updated 5 years ago
- PNG encoder, implemented in VHDL☆23Mar 30, 2024Updated last year
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- Verilog modules for software-defined radio.☆18Dec 31, 2012Updated 13 years ago
- A JSON library implemented in VHDL.☆82Feb 8, 2026Updated last week
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆29Updated this week
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆14Feb 27, 2025Updated 11 months ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆16Apr 10, 2025Updated 10 months ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 5 years ago
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- Fixed point package for Python.☆36Apr 28, 2023Updated 2 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago