akaeba / tinyUARTLinks
Lightweight UART core in VHDL
☆13Updated 7 months ago
Alternatives and similar repositories for tinyUART
Users that are interested in tinyUART are comparing it to the libraries listed below
Sorting:
- A complete HDMI transmitter implementation in VHDL☆22Updated 2 months ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆31Updated 7 months ago
- A Risc-V SoC for Tiny Tapeout☆32Updated this week
- ulx3s ghdl examples☆14Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- sample VCD files☆37Updated last month
- Library of reusable VHDL components☆28Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆31Updated 8 months ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Updated 7 months ago
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆41Updated 4 years ago
- VHDL plugin for RgGen☆13Updated 2 weeks ago
- GUI editor for hardware description designs☆28Updated 2 years ago
- VHDL dependency analyzer☆24Updated 5 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆66Updated this week
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆24Updated this week
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Updated 5 years ago
- VHDL related news.☆25Updated this week
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs