akaeba / tinyUARTLinks
Lightweight UART core in VHDL
☆14Updated last year
Alternatives and similar repositories for tinyUART
Users that are interested in tinyUART are comparing it to the libraries listed below
Sorting:
- A complete HDMI transmitter implementation in VHDL☆21Updated 7 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Updated 2 years ago
- VHDL plugin for RgGen☆15Updated 3 weeks ago
- Generate symbols from HDL components/modules☆22Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Updated this week
- CologneChip GateMate FPGA Module: GMM-7550☆28Updated 2 weeks ago
- A Risc-V SoC for Tiny Tapeout☆47Updated 2 months ago
- ulx3s ghdl examples☆15Updated 4 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Updated last year
- ☆24Updated 10 months ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Updated 4 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆59Updated 2 months ago
- VHDL related news.☆27Updated this week
- Template Verilator project for beginners☆13Updated 3 years ago
- sample VCD files☆40Updated last month
- Specification of the Wishbone SoC Interconnect Architecture☆51Updated 3 years ago
- GUI editor for hardware description designs☆30Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- VHDL dependency analyzer☆24Updated 5 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆36Updated last month
- Library of reusable VHDL components☆28Updated last year
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 4 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Updated 5 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆46Updated 5 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 3 years ago