akaeba / tinyUARTLinks
Lightweight UART core in VHDL
☆13Updated 5 months ago
Alternatives and similar repositories for tinyUART
Users that are interested in tinyUART are comparing it to the libraries listed below
Sorting:
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Updated 5 months ago
- A complete HDMI transmitter implementation in VHDL☆22Updated 2 weeks ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- VHDL plugin for RgGen☆12Updated last month
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last month
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- GUI editor for hardware description designs☆28Updated 2 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆30Updated 5 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Library of reusable VHDL components☆28Updated last year
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- sample VCD files☆37Updated this week
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆30Updated 6 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- ☆23Updated 3 months ago
- Fixed-point math library with VHDL, Python and MATLAB support☆25Updated 4 months ago
- ulx3s ghdl examples☆14Updated 4 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- VHDL dependency analyzer☆23Updated 5 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- VHDL related news.☆25Updated this week
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- ☆14Updated 3 years ago
- Template Verilator project for beginners☆12Updated 2 years ago