akaeba / tinyUART
Lightweight UART core in VHDL
☆11Updated 2 years ago
Alternatives and similar repositories for tinyUART:
Users that are interested in tinyUART are comparing it to the libraries listed below
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆41Updated 2 years ago
- Generate symbols from HDL components/modules☆20Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆42Updated this week
- Library of reusable VHDL components☆26Updated 10 months ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆29Updated this week
- VHDL plugin for RgGen☆11Updated this week
- VHDL related news.☆25Updated this week
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Reusable Verilog 2005 components for FPGA designs☆39Updated last year
- GUI editor for hardware description designs☆27Updated last year
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated this week
- ☆21Updated 5 months ago
- ulx3s ghdl examples☆14Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated 11 months ago
- Virtual development board for HDL design☆40Updated last year
- A complete HDMI transmitter implementation in VHDL☆20Updated last week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆19Updated 3 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆15Updated this week
- Template Verilator project for beginners☆12Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆49Updated this week
- VHDL Code for infrastructural blocks (designed for FPGA)☆13Updated 2 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 3 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆61Updated 3 months ago
- Interfacing VHDL and foreign languages with VUnit☆14Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago