cocotb code library
☆13Dec 28, 2020Updated 5 years ago
Alternatives and similar repositories for cocotb
Users that are interested in cocotb are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated last year
- Generate verilog register file from systemRDL description☆14Feb 9, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- Standard and Curated cores, tested and working.☆12Dec 29, 2022Updated 3 years ago
- Collects official SARS-CoV-2 infection statistics published by the city of Dresden.☆19Apr 26, 2023Updated 3 years ago
- Small, simple and primitive command-line tool to inject and receive ethernet frames for testing purpose☆12Oct 23, 2026Updated last week
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 11 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆42Sep 21, 2021Updated 5 years ago
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- Various scripts used in conjunction with the facedancer☆11Apr 26, 2013Updated 13 years ago
- GNU Radio support for Xilinx Zynq based FPGA accelerators☆13Sep 25, 2013Updated 13 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- embedPythonInVerilogExample☆10Mar 23, 2017Updated 9 years ago
- ☆14Mar 19, 2025Updated last year
- Implementation of OpenVX in python☆11Jul 26, 2016Updated 10 years ago
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 4 months ago
- ☆10May 27, 2026Updated 5 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Distributed FPGA Number Crunching for the Masses☆13Jan 7, 2011Updated 15 years ago
- ☆12Oct 19, 2014Updated 12 years ago
- VHDL package for reading formatted data from comma-separated-values (CSV) files☆23Sep 10, 2013Updated 13 years ago
- DSL and commensal compiler for high-performance stream programming☆12Mar 30, 2015Updated 11 years ago
- A tool for optimization and visualization of TSN networks☆16Jan 18, 2025Updated last year
- Linux sysfs interface for RPMsg☆15Mar 16, 2018Updated 8 years ago
- A Simple to use build environment for parallella using yocto☆13Jul 28, 2025Updated last year
- PSGroove with PL3 payloads☆15Oct 6, 2010Updated 16 years ago
- A simple spectral raytracer.☆12Nov 20, 2025Updated 11 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Mount all projects in a company's GitLab instance as a file system.☆17Dec 8, 2022Updated 3 years ago
- Generate arbitrary strings out of contents of ELF sections☆15Jan 30, 2018Updated 8 years ago
- CLI tool like https://github.com/lukaslueg/railroad_dsl using EBNF instead of a custom DSL☆14Jan 26, 2026Updated 9 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 5 years ago
- ☆13Sep 8, 2017Updated 9 years ago
- DPI module for Ethernet-based interaction with Verilator simulations☆11Nov 1, 2012Updated 14 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago