A translation of the Xilinx XPM library to VHDL for simulation purposes
☆70Jul 29, 2026Updated 2 weeks ago
Alternatives and similar repositories for xpm_vhdl
Users that are interested in xpm_vhdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- VHDL related news.☆27Updated this week
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆69Feb 16, 2026Updated 6 months ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- ☆33Jul 15, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- An abstract language model of VHDL written in Python.☆65Updated this week
- Streaming based VHDL parser.☆86Jul 15, 2024Updated 2 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆17Apr 10, 2025Updated last year
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- A JSON library implemented in VHDL.☆85Jul 13, 2026Updated last month
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- A huge VHDL library for FPGA and digital ASIC development☆476Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 10 months ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Synthesizable FIR filters in VHDL☆15Jul 19, 2019Updated 7 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 3 years ago
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 3 months ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆54Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 6 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 6 months ago
- Style guide enforcement for VHDL☆249Jul 24, 2026Updated 3 weeks ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated last month