A translation of the Xilinx XPM library to VHDL for simulation purposes
☆68Jun 11, 2026Updated last week
Alternatives and similar repositories for xpm_vhdl
Users that are interested in xpm_vhdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 3 months ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- VHDL related news.☆27Updated this week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- ☆33Jun 2, 2026Updated 2 weeks ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆69Feb 16, 2026Updated 4 months ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 8 months ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- Streaming based VHDL parser.☆86Jul 15, 2024Updated last year
- A huge VHDL library for FPGA and digital ASIC development☆465Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 3 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- An abstract language model of VHDL written in Python.☆64May 11, 2026Updated last month
- A JSON library implemented in VHDL.☆85Feb 8, 2026Updated 4 months ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 3 months ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆28Jul 11, 2024Updated last year
- VHDL plugin for RgGen☆15Apr 19, 2026Updated last month
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- Flexible VHDL library☆197Jun 28, 2023Updated 2 years ago
- ☆17Feb 9, 2023Updated 3 years ago
- VHDL library for synthesizable minimal gigabit ethernet with RGMII interface, minimal ethernet, ip and udp header parsers.☆18Nov 12, 2024Updated last year
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated 3 months ago