A VHDL Core Library.
☆18Mar 29, 2017Updated 8 years ago
Alternatives and similar repositories for CoreLib
Users that are interested in CoreLib are comparing it to the libraries listed below
Sorting:
- VHDL related news.☆27Updated this week
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- A JSON library implemented in VHDL.☆83Feb 8, 2026Updated last month
- A Sphinx domain providing VHDL language support.☆20Dec 18, 2023Updated 2 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 3 weeks ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆13Mar 1, 2026Updated 2 weeks ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- Interface definitions for VHDL-2019.☆34Mar 1, 2026Updated 2 weeks ago
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆14Mar 1, 2026Updated 2 weeks ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated last month
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Feb 8, 2020Updated 6 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆65Nov 7, 2025Updated 4 months ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated last week
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Feb 16, 2026Updated last month
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆254Mar 1, 2026Updated 2 weeks ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- An abstract language model of VHDL written in Python.☆62Jan 28, 2026Updated last month
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- ulx3s ghdl examples☆15Mar 6, 2021Updated 5 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated last week
- Language server based on ghdl☆102May 14, 2025Updated 10 months ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- VUnit GitHub action☆19May 23, 2021Updated 4 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- Playing around with Formal Verification of Verilog and VHDL☆65Feb 22, 2021Updated 5 years ago
- Flexible VHDL library☆194Jun 28, 2023Updated 2 years ago
- VHDL package for reading formatted data from comma-separated-values (CSV) files☆23Sep 10, 2013Updated 12 years ago