Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material
☆11Jan 14, 2024Updated 2 years ago
Alternatives and similar repositories for eccExamples
Users that are interested in eccExamples are comparing it to the libraries listed below
Sorting:
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Oct 31, 2017Updated 8 years ago
- This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length …☆24Dec 17, 2019Updated 6 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆32Sep 24, 2018Updated 7 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 7 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆21Jul 7, 2024Updated last year
- Implementing the MATLAB example using 5G toolbox and Deep Learning Tolbox☆15Sep 1, 2021Updated 4 years ago
- asynchronous fifo based on verilog☆14Apr 14, 2022Updated 3 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆55Apr 29, 2015Updated 10 years ago
- An automatic speaker recognition system built from digital signal processing tools, Vector Quantization and LBG algorithm☆11May 24, 2021Updated 4 years ago
- this repository is vim cfg for verilog.☆54Feb 9, 2026Updated 2 weeks ago
- A simple PDM microphone interface on FPGA☆14Jan 16, 2022Updated 4 years ago
- Sobel is first order or gradient based edge operator for images and it is implemented using verilog.☆14Dec 16, 2020Updated 5 years ago
- Reed Solomon Decoder (204,188)☆12Jul 17, 2014Updated 11 years ago
- ☆15Jun 28, 2021Updated 4 years ago
- ☆13Apr 24, 2022Updated 3 years ago
- This project is made to generate Polar decoders (unrolled decoders).☆15May 31, 2025Updated 9 months ago
- UVM Clock and Reset Agent☆14Jun 29, 2017Updated 8 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 2 years ago
- Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems ov…☆15Jul 28, 2023Updated 2 years ago
- my emacs config☆13Feb 7, 2026Updated 3 weeks ago
- 16 bit CPU created in Vivado with Verilog☆23Jun 30, 2022Updated 3 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆16Aug 26, 2021Updated 4 years ago
- General Purpose I/O agent written in UVM☆18Jun 29, 2017Updated 8 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆16Jun 20, 2022Updated 3 years ago
- My Neovim & TMUX & Terminal setup on Ubuntu 22.04 LTS for C/C++/Verilog/System Verilog Development☆16Feb 13, 2024Updated 2 years ago
- Intel(R) 8051 Instruction Set Simulator☆14Aug 17, 2023Updated 2 years ago
- Verification IP project for I3C protocol☆24Feb 13, 2026Updated 2 weeks ago
- Some useful functions to process pdf file☆20Sep 13, 2025Updated 5 months ago
- A minimum configuration for Neovim targeting SystemVerilog that provides configuration for plugin management, a language server, tree-sit…☆24May 27, 2024Updated last year
- A complete UVM TB for verification of single port 64KB RAM☆17Apr 16, 2021Updated 4 years ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆19Jul 22, 2021Updated 4 years ago
- Polar Codes Implementation on Vhdl☆15Jun 4, 2016Updated 9 years ago
- BCH error-correcting code MATLAB simulator - University of Michigan (Winter, 2011)☆13Nov 14, 2019Updated 6 years ago
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆19Aug 21, 2018Updated 7 years ago
- ☆23Nov 4, 2023Updated 2 years ago
- ☆18Aug 26, 2016Updated 9 years ago
- 5G NR LDPC MATLAB implementation☆30May 31, 2024Updated last year
- Reed Solomon Encoder and Decoder Digital IP☆21Jun 14, 2020Updated 5 years ago