kgpai94 / ECC-Encryption-SystemLinks
This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Elliptic Curve Cryptography. This project was implemented using a spartan 3 FPGA kit.
☆32Updated 7 years ago
Alternatives and similar repositories for ECC-Encryption-System
Users that are interested in ECC-Encryption-System are comparing it to the libraries listed below
Sorting:
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Updated 6 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆41Updated 6 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆56Updated 7 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆51Updated 10 years ago
- Generic FIFO implementation with optional FWFT☆61Updated 5 years ago
- ☆80Updated 3 years ago
- DDR4 Simulation Project in System Verilog☆43Updated 11 years ago
- Implementation of the PCIe physical layer☆60Updated 6 months ago
- AES加密解密算法的Verilog实现☆67Updated 9 years ago
- opensource crypto IP core☆29Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55Updated 4 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Updated 8 months ago
- System Verilog and Emulation. Written all the five channels.☆35Updated 8 years ago
- Verilog based BCH encoder/decoder☆131Updated 3 years ago
- SDRAM controller with AXI4 interface☆100Updated 6 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆84Updated 7 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- ☆70Updated 4 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Updated 8 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 7 years ago
- IP operations in verilog (simulation and implementation on ice40)☆61Updated 6 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Updated last week
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- UART -> AXI Bridge☆69Updated 4 years ago