kgpai94 / ECC-Encryption-System
This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Elliptic Curve Cryptography. This project was implemented using a spartan 3 FPGA kit.
☆31Updated 6 years ago
Alternatives and similar repositories for ECC-Encryption-System:
Users that are interested in ECC-Encryption-System are comparing it to the libraries listed below
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 5 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆52Updated 7 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆19Updated 7 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 4 years ago
- Implementation of the PCIe physical layer☆39Updated 3 months ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆22Updated 8 years ago
- opensource crypto IP core☆27Updated 4 years ago
- SoC Based on ARM Cortex-M3☆30Updated this week
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 3 months ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆47Updated 6 years ago
- ☆13Updated 10 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- AES加密解密算法的Verilog实现☆66Updated 9 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆70Updated last year
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- ☆59Updated 2 years ago
- ☆55Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago