kgpai94 / ECC-Encryption-SystemLinks
This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Elliptic Curve Cryptography. This project was implemented using a spartan 3 FPGA kit.
☆31Updated 6 years ago
Alternatives and similar repositories for ECC-Encryption-System
Users that are interested in ECC-Encryption-System are comparing it to the libraries listed below
Sorting:
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 6 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆39Updated 5 years ago
- ☆64Updated 4 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆55Updated 7 years ago
- DMA Hardware Description with Verilog☆16Updated 5 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆48Updated 10 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- ☆76Updated 3 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 3 months ago
- DDR4 Simulation Project in System Verilog☆41Updated 11 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- Implementation of the PCIe physical layer☆49Updated last month
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆21Updated 7 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- General Purpose AXI Direct Memory Access☆58Updated last year
- Implementing Different Adder Structures in Verilog☆71Updated 5 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆44Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- AES加密解密算法的Verilog实现☆66Updated 9 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago