kgpai94 / ECC-Encryption-SystemLinks
This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Elliptic Curve Cryptography. This project was implemented using a spartan 3 FPGA kit.
☆31Updated 7 years ago
Alternatives and similar repositories for ECC-Encryption-System
Users that are interested in ECC-Encryption-System are comparing it to the libraries listed below
Sorting:
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Updated 6 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆41Updated 5 years ago
- DDR4 Simulation Project in System Verilog☆42Updated 11 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆56Updated 7 years ago
- ☆67Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆82Updated 7 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- Implementation of the PCIe physical layer☆56Updated 3 months ago
- ☆79Updated 3 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆67Updated 5 months ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆30Updated 4 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆49Updated 10 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Updated 8 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- opensource crypto IP core☆28Updated 4 years ago
- DMA Hardware Description with Verilog☆17Updated 5 years ago
- AES加密解密算法的Verilog实现☆67Updated 9 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆51Updated 7 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- round robin arbiter☆75Updated 11 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- PCIE 5.0 Graduation project (Verification Team)☆85Updated last year