kgpai94 / ECC-Encryption-System
This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Elliptic Curve Cryptography. This project was implemented using a spartan 3 FPGA kit.
☆31Updated 6 years ago
Alternatives and similar repositories for ECC-Encryption-System:
Users that are interested in ECC-Encryption-System are comparing it to the libraries listed below
- Implementation of ECC on FPGA-Zynq7000 SoC☆17Updated 5 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆48Updated 7 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆43Updated 9 years ago
- RISC-V instruction set extensions for SM4 block cipher☆19Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆56Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- opensource crypto IP core☆27Updated 4 years ago
- FPGA 同步FIFO与异步FIFO☆29Updated 6 years ago
- DMA Hardware Description with Verilog☆13Updated 5 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆22Updated 8 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆32Updated 10 years ago
- Implementation of the PCIe physical layer☆35Updated 2 months ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆47Updated 6 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago
- ☆13Updated 9 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- ☆56Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- ☆16Updated 5 years ago
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- System Verilog and Emulation. Written all the five channels.☆33Updated 8 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- ☆19Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆42Updated 10 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago