kgpai94 / ECC-Encryption-SystemLinks
This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Elliptic Curve Cryptography. This project was implemented using a spartan 3 FPGA kit.
☆31Updated 6 years ago
Alternatives and similar repositories for ECC-Encryption-System
Users that are interested in ECC-Encryption-System are comparing it to the libraries listed below
Sorting:
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 5 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆53Updated 7 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 4 years ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆23Updated 8 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆21Updated 7 years ago
- Generic FIFO implementation with optional FWFT☆58Updated 5 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Implementation of the PCIe physical layer☆42Updated last month
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆21Updated 3 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆15Updated 2 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- ☆26Updated 4 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆48Updated 6 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- ☆67Updated 2 years ago
- ☆20Updated 2 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- ☆55Updated 2 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago