kgpai94 / ECC-Encryption-SystemLinks
This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Elliptic Curve Cryptography. This project was implemented using a spartan 3 FPGA kit.
☆31Updated 6 years ago
Alternatives and similar repositories for ECC-Encryption-System
Users that are interested in ECC-Encryption-System are comparing it to the libraries listed below
Sorting:
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 5 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆22Updated 8 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆44Updated 10 years ago
- AES加密解密算法的Verilog实现☆68Updated 9 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆21Updated 7 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆53Updated 7 years ago
- Implementation of the PCIe physical layer☆40Updated 3 weeks ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆34Updated 10 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- ☆16Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- ☆13Updated 10 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- SoC Based on ARM Cortex-M3☆32Updated 3 weeks ago
- opensource crypto IP core☆27Updated 4 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- I2C controller core☆43Updated 2 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago