raya4213 / VerilogCodeECCLinks
Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field
☆24Updated 8 years ago
Alternatives and similar repositories for VerilogCodeECC
Users that are interested in VerilogCodeECC are comparing it to the libraries listed below
Sorting:
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 7 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 8 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆41Updated 5 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆70Updated 6 months ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- RTL Verilog library for various DSP modules☆91Updated 3 years ago
- Verilog based BCH encoder/decoder☆125Updated 3 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆131Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 9 months ago
- AES hardware engine for Xilinx Zynq platform☆32Updated 4 years ago
- unsigned Radix-2 SRT division,基2除法☆15Updated 10 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆56Updated 7 years ago
- True Random Number Generator core implemented in Verilog.☆78Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆51Updated 7 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆79Updated last year
- Verilog implementation of the SHA-512 hash function.☆41Updated 7 months ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Updated 6 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 7 years ago
- USB 2.0 Device IP Core☆71Updated 8 years ago
- JTAG Test Access Port (TAP)☆36Updated 11 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- AES加密解密算法的Verilog实现☆67Updated 9 years ago
- Video Stream Scaler☆40Updated 11 years ago
- AHB3-Lite Interconnect☆95Updated last year
- USB -> AXI Debug Bridge☆40Updated 4 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Updated 8 years ago