Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field
☆23Feb 20, 2017Updated 9 years ago
Alternatives and similar repositories for VerilogCodeECC
Users that are interested in VerilogCodeECC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆30Sep 24, 2018Updated 7 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Jul 12, 2019Updated 7 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Oct 31, 2017Updated 8 years ago
- Verilog implementation of the SHA-512 hash function.☆47Jan 17, 2026Updated 8 months ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Jan 14, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- Verilog implementation of the SHA-1 cryptgraphic hash function☆57Apr 3, 2025Updated last year
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 8 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- ☆21Updated this week
- SocKit 1-wire (onewire) master☆19Aug 5, 2012Updated 14 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- kenDryte K210 Cloud Build Support☆11Oct 24, 2018Updated 7 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- Slab allocator for no_std systems. Uses multiple slabs with blocks of different sizes and makes a linked list from free blocks☆13Jul 31, 2023Updated 3 years ago
- C implementation of the Kohonen Neural Network (SOM algorithm)☆11May 5, 2019Updated 7 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆12Sep 2, 2016Updated 10 years ago
- Fountain codes implemented in Rust☆17Aug 11, 2020Updated 6 years ago
- Smoothed z-score algo (very robust thresholding algorithm)☆17Nov 10, 2017Updated 8 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆17Aug 26, 2025Updated last year
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- AVR course at Brno University of Technology☆29Feb 8, 2026Updated 7 months ago
- learning VHDL☆12Jul 1, 2014Updated 12 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- HDMI + GPU-pipeline + FFT☆15Mar 4, 2016Updated 10 years ago
- Hardware implementation of the SHA-256 cryptographic hash function☆387Dec 15, 2025Updated 9 months ago
- Verilog language support in Atom☆18Jun 30, 2019Updated 7 years ago
- Verilog Code for an 8-bit ALU☆15Oct 29, 2016Updated 9 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- ☆26Jun 21, 2019Updated 7 years ago
- Multi-Technology RAM with AHB3Lite interface☆27May 10, 2024Updated 2 years ago
- FPGA Development for the parallella☆19Aug 9, 2017Updated 9 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14May 26, 2026Updated 3 months ago
- bfloat16 dtype for numpy☆20Sep 25, 2023Updated 2 years ago
- IP prototyping in FPGA hardware☆18Aug 28, 2018Updated 8 years ago