raya4213 / VerilogCodeECC
Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field
☆22Updated 8 years ago
Alternatives and similar repositories for VerilogCodeECC:
Users that are interested in VerilogCodeECC are comparing it to the libraries listed below
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- opensource crypto IP core☆27Updated 4 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 7 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆17Updated 5 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆32Updated 10 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆51Updated 7 years ago
- ☆13Updated 9 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆47Updated 6 years ago
- Hamming ECC Encoder and Decoder to protect memories☆31Updated 2 months ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆42Updated 11 months ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆25Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆56Updated 4 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆19Updated 7 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- Video Stream Scaler☆40Updated 10 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Cortex_m0软核源码,可以在FPGA上直接跑,包含UART、定时器这些外设,可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆23Updated 4 years ago
- Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA☆18Updated 5 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- Generic AXI to APB bridge☆12Updated 10 years ago
- JTAG Test Access Port (TAP)☆33Updated 10 years ago
- AES hardware engine for Xilinx Zynq platform☆30Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆68Updated last year
- Implementation of RSA algorithm on FPGA using Verilog☆28Updated 6 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- AHB3-Lite Interconnect☆88Updated 11 months ago
- Synopsys Design compiler, VCS and Tetra-MAX☆17Updated 6 years ago