raya4213 / VerilogCodeECC
Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field
☆22Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for VerilogCodeECC
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆29Updated 6 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆46Updated 6 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆45Updated 6 years ago
- ☆12Updated 9 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆29Updated 6 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆35Updated 4 years ago
- ☆16Updated 5 years ago
- AES hardware engine for Xilinx Zynq platform☆28Updated 3 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 6 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆17Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆54Updated 4 years ago
- Hamming ECC Encoder and Decoder to protect memories☆28Updated last month
- Implementation of the PCIe physical layer☆30Updated last week
- Generic AXI to APB bridge☆12Updated 10 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Updated 7 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 6 months ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 7 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆32Updated 10 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆17Updated 7 years ago
- AES加密解密算法的Verilog实现☆60Updated 8 years ago
- JTAG Test Access Port (TAP)☆30Updated 10 years ago
- ☆20Updated 5 years ago
- RISC-V instruction set extensions for SM4 block cipher☆18Updated 4 years ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆14Updated last year
- SHA-256 IP core for ZedBoard (Zynq SoC)☆29Updated 6 years ago
- Generic AXI master stub☆19Updated 10 years ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- DDR3 SDRAM controller☆18Updated 10 years ago