Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field
☆23Feb 20, 2017Updated 9 years ago
Alternatives and similar repositories for VerilogCodeECC
Users that are interested in VerilogCodeECC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆30Sep 24, 2018Updated 7 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Oct 31, 2017Updated 8 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Jul 12, 2019Updated 6 years ago
- Verilog implementation of the SHA-512 hash function.☆46Jan 17, 2026Updated 5 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog implementation of the SHA-1 cryptgraphic hash function☆57Apr 3, 2025Updated last year
- ☆11Jan 21, 2019Updated 7 years ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- SocKit 1-wire (onewire) master☆19Aug 5, 2012Updated 13 years ago
- kenDryte K210 Cloud Build Support☆11Oct 24, 2018Updated 7 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Cobo Vault developer Documents☆13Mar 17, 2021Updated 5 years ago
- A command-line tool for convert SVG image to PDF file☆17Mar 29, 2025Updated last year
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 5 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆12Sep 2, 2016Updated 9 years ago
- prebuild package for cross compiling riscv☆17Dec 28, 2021Updated 4 years ago
- Smoothed z-score algo (very robust thresholding algorithm)☆15Nov 10, 2017Updated 8 years ago
- Fountain codes implemented in Rust☆17Aug 11, 2020Updated 5 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ECDSA VHDL Implementation☆12Apr 6, 2018Updated 8 years ago
- learning VHDL☆12Jul 1, 2014Updated 11 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Verilog language support in Atom☆18Jun 30, 2019Updated 7 years ago
- Hardware implementation of the SHA-256 cryptographic hash function☆381Dec 15, 2025Updated 6 months ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 3 years ago
- FPGA Development for the parallella☆19Aug 9, 2017Updated 8 years ago
- Empirical Study of Recent Face Alignment Methods☆13May 19, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Multi-Technology RAM with AHB3Lite interface☆25May 10, 2024Updated 2 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14May 26, 2026Updated last month
- Verilog Code for an 8-bit ALU☆15Oct 29, 2016Updated 9 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 5 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Nov 9, 2022Updated 3 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- RDA5981A RDA5981AM RDA5981C☆33Nov 9, 2020Updated 5 years ago