Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field
☆24Feb 20, 2017Updated 9 years ago
Alternatives and similar repositories for VerilogCodeECC
Users that are interested in VerilogCodeECC are comparing it to the libraries listed below
Sorting:
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆32Sep 24, 2018Updated 7 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- kenDryte K210 Cloud Build Support☆11Oct 24, 2018Updated 7 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- Verilog implementation of the SHA-512 hash function.☆44Jan 17, 2026Updated last month
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- prebuild package for cross compiling riscv☆17Dec 28, 2021Updated 4 years ago
- bfloat16 dtype for numpy☆20Sep 25, 2023Updated 2 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Jul 12, 2019Updated 6 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Oct 31, 2017Updated 8 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Nov 9, 2022Updated 3 years ago
- ☆26Jun 21, 2019Updated 6 years ago
- SRAM Design using OpenSource Applications☆24Jul 16, 2021Updated 4 years ago
- ☆24Feb 21, 2019Updated 7 years ago
- ☆26Dec 1, 2016Updated 9 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Jul 12, 2024Updated last year
- Project 2.2 Frequency counter☆12May 30, 2025Updated 9 months ago
- ☆26Aug 10, 2023Updated 2 years ago
- CH552 Dual USB to Serial Bridge.☆79Aug 17, 2024Updated last year
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- A simple pam account module to process HBAC rules stored on an IPA server☆10May 14, 2018Updated 7 years ago
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 4 years ago
- Kendryte flash utility for Windows☆33Apr 18, 2019Updated 6 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- Port of https://github.com/eleqian/WiDSO/tree/master/MCU/USB-Blaster to GCC and "traditional" STM32F103C8T6 Bluepill board.☆43Feb 15, 2019Updated 7 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆39Jun 10, 2021Updated 4 years ago
- LZBITMAP compression library☆53Jan 18, 2023Updated 3 years ago
- 一个简单的通过webqq实现QQ群发功能☆10Mar 16, 2016Updated 9 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆11Jan 14, 2024Updated 2 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- ESPTool for Node.js, based on esptool.py☆10Aug 12, 2015Updated 10 years ago
- Manufacture peripheral Library - MPLib, modified by CooCox in order to add to CoIDE(http://www.coocox.org)☆12Jul 24, 2014Updated 11 years ago
- [WIP] Dockerize Synopsys/Cadence EDA tools☆94Mar 29, 2019Updated 6 years ago
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆15Updated this week
- Low level access to BCM2837 SoC on Raspberry Pi 3 Model B/B+☆14Feb 23, 2021Updated 5 years ago
- ☆14Jun 24, 2024Updated last year