raya4213 / VerilogCodeECCLinks
Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field
☆23Updated 8 years ago
Alternatives and similar repositories for VerilogCodeECC
Users that are interested in VerilogCodeECC are comparing it to the libraries listed below
Sorting:
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆21Updated 7 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆53Updated 7 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 5 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 7 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- AES hardware engine for Xilinx Zynq platform☆31Updated 3 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- Generic FIFO implementation with optional FWFT☆58Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- opensource crypto IP core☆27Updated 4 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆34Updated 10 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Generic AXI master stub☆19Updated 10 years ago
- ☆26Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- I2C controller core☆46Updated 2 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago