Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field
☆23Feb 20, 2017Updated 9 years ago
Alternatives and similar repositories for VerilogCodeECC
Users that are interested in VerilogCodeECC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog implementation of the SHA-512 hash function.☆47Jan 17, 2026Updated 9 months ago
- ECDSA VHDL Implementation☆12Apr 6, 2018Updated 8 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆21Jul 12, 2019Updated 7 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Oct 31, 2017Updated 8 years ago
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆18Apr 20, 2018Updated 8 years ago
- SPIREG - SPI slave logic for register access☆11Nov 12, 2025Updated 11 months ago
- Example code in Verilog for the Blackice II FPGA☆33Sep 8, 2019Updated 7 years ago
- Verilog implementation of the SHA-1 cryptgraphic hash function☆57Apr 3, 2025Updated last year
- Zcash FPGA acceleration engine☆135Sep 10, 2020Updated 6 years ago
- PDM bitstream FIR filter☆10Feb 16, 2017Updated 9 years ago
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆50Jul 21, 2026Updated 3 months ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆48Dec 4, 2024Updated last year
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆11Jan 21, 2019Updated 7 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 5 years ago
- Slab allocator for no_std systems. Uses multiple slabs with blocks of different sizes and makes a linked list from free blocks☆13Jul 31, 2023Updated 3 years ago
- Cobo Vault developer Documents☆13Mar 17, 2021Updated 5 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- SocKit 1-wire (onewire) master☆19Aug 5, 2012Updated 14 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆14Aug 31, 2013Updated 13 years ago
- Hardware implementation (Verilog) and Software Implementation (MATLAB) of IEEE's 802.11a standard for transmitter and receiver sides of W…☆14Feb 19, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Examples of assertions used in SystemVerilog. Made for udemy course by M. Ramdas☆10Sep 25, 2019Updated 7 years ago
- C implementation of the Kohonen Neural Network (SOM algorithm)☆11May 5, 2019Updated 7 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- A command-line tool for convert SVG image to PDF file☆17Mar 29, 2025Updated last year
- BLAKE3 on FPGA☆10Feb 21, 2022Updated 4 years ago
- ☆11May 27, 2014Updated 12 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆37Sep 25, 2014Updated 12 years ago
- Pythonista class for iOS multipeer connectivity☆15Mar 29, 2020Updated 6 years ago
- prebuild package for cross compiling riscv☆17Dec 28, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- CLI for yotoplay.com☆16Jan 1, 2026Updated 9 months ago
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆15Mar 5, 2018Updated 8 years ago
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆12Sep 2, 2016Updated 10 years ago
- Fountain codes implemented in Rust☆17Aug 11, 2020Updated 6 years ago
- Smoothed z-score algo (very robust thresholding algorithm)☆17Nov 10, 2017Updated 8 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago