Wi-Fi LDPC codec Verilog IP core
☆19Oct 20, 2019Updated 6 years ago
Alternatives and similar repositories for wifi_ldpc_codec
Users that are interested in wifi_ldpc_codec are comparing it to the libraries listed below
Sorting:
- Gaussian noise generator Verilog IP core☆33May 22, 2023Updated 2 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆54Sep 17, 2017Updated 8 years ago
- Playground for implementing LDPC codes on FPGA☆17Jan 1, 2023Updated 3 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆48Aug 27, 2018Updated 7 years ago
- 5G LDPC simulation based on MEX function.☆25Jul 24, 2018Updated 7 years ago
- FPGAandLAN☆28Jun 13, 2021Updated 4 years ago
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 9 years ago
- Error Correction Code Transformer☆55Dec 5, 2023Updated 2 years ago
- ☆33Mar 25, 2022Updated 3 years ago
- 最小和算法实现☆10Jul 12, 2020Updated 5 years ago
- ☆10Apr 28, 2023Updated 2 years ago
- ☆12Apr 2, 2025Updated 11 months ago
- Number Geometry methods: Shortest Vector Problem and Shorter Basis Problem in Lattice (Hamming distance, Bounded distance decoding, bina…☆13May 19, 2023Updated 2 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆42May 2, 2019Updated 6 years ago
- Pipeline used internally for Peter Bubenik's TDA Group at UF.☆11Nov 3, 2022Updated 3 years ago
- Learning Environment-aware and hardware-compatible beam-forming codebooks☆15Mar 8, 2020Updated 6 years ago
- Simulation and data processing of the Gaussian-modulated coherent-state protocol with homodyne detection☆14Jan 10, 2022Updated 4 years ago
- The source codes of the proposed NB-LDPC decoder published in IEEE Communications Letters☆12Jan 8, 2018Updated 8 years ago
- ManifoldNet Paper Implementation for SPD(n)☆11Nov 10, 2021Updated 4 years ago
- Solutions to the Google foobar challenges made to me☆12Jun 6, 2022Updated 3 years ago
- ☆11Jan 18, 2021Updated 5 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- matlab implementation of online dictionary learning with example driver code☆11Apr 16, 2016Updated 9 years ago
- LDPC decoders for ARM processor☆12Jul 23, 2021Updated 4 years ago
- Lattice Boltzmann Methods Optimised for Parallel CPU-GPU systems☆11Feb 11, 2026Updated 3 weeks ago
- High-throughput LDPC decoder on GPU device (see published IEEE article)☆12Jan 25, 2019Updated 7 years ago
- ☆13Aug 12, 2019Updated 6 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- FPGA video scaler running on Intel Arria 10☆12May 28, 2019Updated 6 years ago
- ☆12Mar 1, 2024Updated 2 years ago
- Graphical user interface for tensor networks☆12Jul 27, 2020Updated 5 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 13 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆11Jan 8, 2021Updated 5 years ago
- Network Tap based on the ZedBoard and Ethernet FMC☆15Feb 28, 2026Updated last week
- This is a personal archive. Please refer to github.com/UCLA-VAST/RapidStream☆15May 31, 2022Updated 3 years ago
- Matlab Code of Bayesian Robust Tensor Factorization☆11Jul 5, 2016Updated 9 years ago
- Automatically exported from code.google.com/p/asy4cn☆11Jul 11, 2022Updated 3 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- Open source Photonics PDK for VTT's 3 um SOI platform.☆14May 26, 2025Updated 9 months ago