liuguangxi / wifi_ldpc_codec
Wi-Fi LDPC codec Verilog IP core
☆17Updated 5 years ago
Alternatives and similar repositories for wifi_ldpc_codec:
Users that are interested in wifi_ldpc_codec are comparing it to the libraries listed below
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆49Updated 7 years ago
- Low Density Parity Check Decoder☆15Updated 8 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆35Updated 3 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆52Updated last year
- Gaussian noise generator Verilog IP core☆30Updated last year
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 4 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆65Updated last year
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆55Updated 2 years ago
- 最小和算法实现☆10Updated 4 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆14Updated 2 years ago
- Hardware Viterbi Decoder in verilog☆25Updated 5 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- FIR implemention with Verilog☆47Updated 5 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆51Updated 3 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆9Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- Hardware Assisted IEEE 1588 IP Core☆28Updated 10 years ago
- CORDIC VLSI-IP for deep learning activation functions☆14Updated 5 years ago
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆16Updated 2 years ago
- Must-have verilog systemverilog modules☆33Updated 2 years ago
- Playground for implementing LDPC codes on FPGA☆15Updated 2 years ago
- IEEE 802.11 OFDM-based transceiver system☆33Updated 7 years ago
- NMS_decode☆13Updated 4 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆28Updated 3 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆22Updated 4 years ago
- ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)☆18Updated 7 months ago