Wi-Fi LDPC codec Verilog IP core
☆19Jun 30, 2026Updated last week
Alternatives and similar repositories for wifi_ldpc_codec
Users that are interested in wifi_ldpc_codec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Gaussian noise generator Verilog IP core☆34Updated this week
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆55Sep 17, 2017Updated 8 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆51Aug 27, 2018Updated 7 years ago
- Playground for implementing LDPC codes on FPGA☆17Jan 1, 2023Updated 3 years ago
- ☆35Mar 25, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆13Jan 8, 2021Updated 5 years ago
- 5G LDPC simulation based on MEX function.☆25Jul 24, 2018Updated 7 years ago
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 10 years ago
- FPGAandLAN☆29Jun 13, 2021Updated 5 years ago
- Coprocessor Accelerated Filterbank Extension Library - A CUDA implementation of a Polyphase Filterbank Channelizer and Resampler☆17Feb 27, 2018Updated 8 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- UDP/IP Core☆12Jul 17, 2014Updated 11 years ago
- Network Tap based on the ZedBoard and Ethernet FMC☆15Jun 23, 2026Updated 2 weeks ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆45May 2, 2019Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- An attempt to synthesize GPS signals in FPGA logic.☆20Feb 17, 2026Updated 4 months ago
- 最小和算法实现☆10Jul 12, 2020Updated 5 years ago
- Solutions to the Google foobar challenges made to me☆12Jun 6, 2022Updated 4 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆61Updated this week
- FPGA implementation of an ADAT receiver/transmitter using amaranth HDL☆13Sep 17, 2024Updated last year
- Low Density Parity Check codes encoder and decoder, in particular for CCSDS standards.☆68Oct 16, 2018Updated 7 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Oct 31, 2017Updated 8 years ago
- Matlab simulations of the encoder and decoder for the New Radio LDPC code from 3GPP Release 15☆54Mar 11, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Create a variety of wonderful fractals and curves in Typst☆19May 11, 2025Updated last year
- fpga for utrasound mobile device☆13Aug 10, 2015Updated 10 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- unsigned Radix-2 SRT division,基2除法☆17May 12, 2015Updated 11 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Source and Hardware file of PE1005S camera Module interfacing with Cypress FX3 USB 3.0☆23Feb 9, 2020Updated 6 years ago
- FPGA video scaler running on Intel Arria 10☆12May 28, 2019Updated 7 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Dec 23, 2020Updated 5 years ago
- ☆12Mar 9, 2018Updated 8 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- Hardware Description Language Translator☆19Jun 9, 2026Updated last month
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Dec 24, 2016Updated 9 years ago
- This is a system, whose input is a picture(there may be no license plate, a license plate, or multiple license plates in it), detecting a…☆17Jan 16, 2017Updated 9 years ago
- Example Codes for Snorkeling in Verilog Bay☆17Sep 9, 2016Updated 9 years ago