liuguangxi / wifi_ldpc_codecLinks
Wi-Fi LDPC codec Verilog IP core
☆17Updated 5 years ago
Alternatives and similar repositories for wifi_ldpc_codec
Users that are interested in wifi_ldpc_codec are comparing it to the libraries listed below
Sorting:
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆50Updated 7 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- Gaussian noise generator Verilog IP core☆31Updated 2 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 4 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 4 years ago
- FIR implemention with Verilog☆48Updated 6 years ago
- Low Density Parity Check Decoder☆16Updated 8 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆69Updated 2 years ago
- Hardware Viterbi Decoder in verilog☆26Updated 6 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Updated 5 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- Hardware Assisted IEEE 1588 IP Core☆29Updated 10 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆38Updated 8 months ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆16Updated 2 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆50Updated 2 years ago
- All digital PLL☆28Updated 7 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆10Updated 3 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- Playground for implementing LDPC codes on FPGA☆16Updated 2 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago