liuguangxi / wifi_ldpc_codec
Wi-Fi LDPC codec Verilog IP core
☆17Updated 5 years ago
Alternatives and similar repositories for wifi_ldpc_codec:
Users that are interested in wifi_ldpc_codec are comparing it to the libraries listed below
- Gaussian noise generator Verilog IP core☆30Updated last year
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆31Updated 3 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆50Updated 7 years ago
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆13Updated 4 years ago
- CORDIC VLSI-IP for deep learning activation functions☆13Updated 5 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆51Updated 11 months ago
- Low Density Parity Check Decoder☆17Updated 8 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆52Updated 2 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆59Updated last year
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆9Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆47Updated 2 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆13Updated 2 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆17Updated 6 years ago
- Polar Codes Implementation on Vhdl☆12Updated 8 years ago
- FIR implemention with Verilog☆46Updated 5 years ago
- Hardware Viterbi Decoder in verilog☆24Updated 5 years ago
- 最小和算法实现☆11Updated 4 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆25Updated 3 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆19Updated 3 months ago
- NMS_decode☆12Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆46Updated last year
- Build an open source, extremely simple DMA.☆19Updated 6 years ago
- Implementation of the PCIe physical layer☆33Updated last month
- Must-have verilog systemverilog modules☆30Updated 2 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length …☆24Updated 5 years ago