Wi-Fi LDPC codec Verilog IP core
☆21Jun 30, 2026Updated 4 months ago
Alternatives and similar repositories for wifi_ldpc_codec
Users that are interested in wifi_ldpc_codec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Gaussian noise generator Verilog IP core☆35Jul 5, 2026Updated 3 months ago
- ☆10May 3, 2022Updated 4 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆54Sep 17, 2017Updated 9 years ago
- ☆18Sep 16, 2020Updated 6 years ago
- An attempt to synthesize GPS signals in FPGA logic.☆20Oct 21, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 5G LDPC simulation based on MEX function.☆25Jul 24, 2018Updated 8 years ago
- ☆35Mar 25, 2022Updated 4 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Sep 3, 2019Updated 7 years ago
- Hardware Description Language Translator☆19Oct 20, 2026Updated last week
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆45May 2, 2019Updated 7 years ago
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 10 years ago
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆11Oct 7, 2016Updated 10 years ago
- VHDL Modules☆24Mar 16, 2015Updated 11 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 12 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 4 years ago
- Coprocessor Accelerated Filterbank Extension Library - A CUDA implementation of a Polyphase Filterbank Channelizer and Resampler☆17Feb 27, 2018Updated 8 years ago
- GPIO IP core from opencores.☆12May 22, 2014Updated 12 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆63Oct 12, 2026Updated 2 weeks ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- FPGAandLAN☆31Jun 13, 2021Updated 5 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 11 years ago
- Automatically exported from code.google.com/p/asy4cn☆11Jul 11, 2022Updated 4 years ago
- FPGA mandelbrot accelerator via high speed/super speed USB☆14Apr 6, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- UDP/IP Core☆12Jul 17, 2014Updated 12 years ago
- ☆20Jun 18, 2022Updated 4 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- ☆15Oct 27, 2024Updated 2 years ago
- Official implementation of "CrossMPT: Cross-attention message-passing transformer for error correcting codes" (ICLR 2025)☆17Feb 1, 2026Updated 8 months ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- USB interface for FPGA using a the Cypress FX3☆20Mar 24, 2020Updated 6 years ago
- Collection of examples for the MiniSat API☆16Feb 1, 2011Updated 15 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 6 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- "Low power" digital standard cells for SKY130 provided by SkyWater.☆11Apr 23, 2021Updated 5 years ago
- 最小和算法实现☆10Jul 12, 2020Updated 6 years ago
- Network Tap based on the ZedBoard and Ethernet FMC☆16Oct 12, 2026Updated 2 weeks ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 11 months ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago