Wi-Fi LDPC codec Verilog IP core
☆19Oct 20, 2019Updated 6 years ago
Alternatives and similar repositories for wifi_ldpc_codec
Users that are interested in wifi_ldpc_codec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Gaussian noise generator Verilog IP core☆34May 22, 2023Updated 2 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆55Sep 17, 2017Updated 8 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆50Aug 27, 2018Updated 7 years ago
- Playground for implementing LDPC codes on FPGA☆17Jan 1, 2023Updated 3 years ago
- Error Correction Code Transformer☆56Dec 5, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆12Jan 8, 2021Updated 5 years ago
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 9 years ago
- FPGAandLAN☆28Jun 13, 2021Updated 4 years ago
- Coprocessor Accelerated Filterbank Extension Library - A CUDA implementation of a Polyphase Filterbank Channelizer and Resampler☆17Feb 27, 2018Updated 8 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- Automatically exported from code.google.com/p/asy4cn☆11Jul 11, 2022Updated 3 years ago
- UDP/IP Core☆12Jul 17, 2014Updated 11 years ago
- Network Tap based on the ZedBoard and Ethernet FMC☆15Apr 9, 2026Updated last week
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆44May 2, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- An attempt to synthesize GPS signals in FPGA logic.☆20Feb 17, 2026Updated 2 months ago
- ☆13Feb 8, 2021Updated 5 years ago
- 最小和算法实现☆10Jul 12, 2020Updated 5 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆61Apr 9, 2026Updated last week
- FPGA implementation of an ADAT receiver/transmitter using amaranth HDL☆13Sep 17, 2024Updated last year
- Low Density Parity Check codes encoder and decoder, in particular for CCSDS standards.☆65Oct 16, 2018Updated 7 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆21Oct 31, 2017Updated 8 years ago
- Matlab simulations of the encoder and decoder for the New Radio LDPC code from 3GPP Release 15☆51Mar 11, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- fpga for utrasound mobile device☆13Aug 10, 2015Updated 10 years ago
- unsigned Radix-2 SRT division,基2除法☆16May 12, 2015Updated 10 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Source and Hardware file of PE1005S camera Module interfacing with Cypress FX3 USB 3.0☆21Feb 9, 2020Updated 6 years ago
- FPGA video scaler running on Intel Arria 10☆12May 28, 2019Updated 6 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- Code for paper "NOLD: A Neural-Network Optimized Low-Resolution Decoder for LDPC Codes， Submitted for an IEEE journal;"☆19Apr 14, 2021Updated 5 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆22Feb 28, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- RedPitaya application: Software Defined Radio (SDR) for an 8-channel WSPR receiver.☆10Jan 29, 2018Updated 8 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Dec 23, 2020Updated 5 years ago
- ☆12Mar 9, 2018Updated 8 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 8 years ago
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Dec 24, 2016Updated 9 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- Example Codes for Snorkeling in Verilog Bay☆17Sep 9, 2016Updated 9 years ago