Hyacinth2333 / QC_LDPC-ECC
NMS_decode
☆12Updated 4 years ago
Alternatives and similar repositories for QC_LDPC-ECC:
Users that are interested in QC_LDPC-ECC are comparing it to the libraries listed below
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆50Updated 7 years ago
- ☆12Updated 3 years ago
- 最小和算法实现☆11Updated 4 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆44Updated 6 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆21Updated 4 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆59Updated last year
- Polar Codes Implementation on Vhdl☆12Updated 8 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆93Updated 7 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆54Updated 5 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆51Updated 11 months ago
- IEEE 802.11 OFDM-based transceiver system☆31Updated 7 years ago
- Toy OFDM Communication System with FPGA☆11Updated 3 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 5 years ago
- Verilog实现OFDM基带☆42Updated 9 years ago
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆16Updated 3 years ago
- ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)☆15Updated 4 months ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆13Updated 4 years ago
- Hardware Viterbi Decoder in verilog☆24Updated 5 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆123Updated last year
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆11Updated last year
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆31Updated 3 years ago
- construction high perfomance long length, low error floor block Multi-edge Type (MET) QC-LDPC codes and Tail-Biting convolutional MET QC-…☆29Updated 8 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆45Updated last year
- A matlab implementation of the 802.11n LDPC encoder and decoder☆61Updated 3 years ago
- verilog☆21Updated last year
- Matlab simulations of the encoder and decoder for the New Radio LDPC code from 3GPP Release 15☆46Updated 3 years ago