Hyacinth2333 / QC_LDPC-ECC
NMS_decode
☆11Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for QC_LDPC-ECC
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆45Updated 7 years ago
- 最小和算法实现☆11Updated 4 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆41Updated 6 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆21Updated 3 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆45Updated 8 months ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆54Updated last year
- Polar Codes Implementation on Vhdl☆12Updated 8 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 5 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆87Updated 5 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆52Updated 5 years ago
- IEEE 802.11 OFDM-based transceiver system☆31Updated 6 years ago
- Hardware Viterbi Decoder in verilog☆22Updated 5 years ago
- matlab☆13Updated 6 years ago
- Reed Solomon Encoder and Decoder Digital IP☆16Updated 4 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆103Updated 11 months ago
- Verilog实现OFDM基带☆39Updated 8 years ago
- DVB-S2 LDPC Decoder☆25Updated 10 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Updated 10 months ago
- this repository is vim cfg for verilog.☆41Updated 3 months ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆16Updated 3 years ago
- Implementation of BPSK QPSK ASK and FSK☆13Updated 4 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- FIR implemention with Verilog☆44Updated 5 years ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆10Updated 4 years ago
- ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)☆13Updated 2 months ago
- Integration of SIFT and LES Algorithms☆11Updated 6 months ago
- verilog☆21Updated last year
- Verilog based BCH encoder/decoder☆114Updated 2 years ago
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆11Updated 3 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆18Updated 8 months ago