Hyacinth2333 / QC_LDPC-ECCLinks
NMS_decode
☆15Updated 5 years ago
Alternatives and similar repositories for QC_LDPC-ECC
Users that are interested in QC_LDPC-ECC are comparing it to the libraries listed below
Sorting:
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆52Updated 8 years ago
- 最小和算法实现☆10Updated 5 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆47Updated 7 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆77Updated 2 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆28Updated 4 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 6 years ago
- Toy OFDM Communication System with FPGA☆12Updated 3 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆183Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆60Updated 6 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)☆24Updated last year
- Wi-Fi LDPC codec Verilog IP core☆18Updated 6 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆124Updated last week
- IEEE 802.11 OFDM-based transceiver system☆40Updated 7 years ago
- verilog☆21Updated 2 years ago
- Polar Codes Implementation on Vhdl☆13Updated 9 years ago
- Hardware Viterbi Decoder in verilog☆27Updated 6 years ago
- 在FPGA中将图像数 据输入到DDR3中,再输送到HDMI接口上进行显示。☆31Updated 2 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆41Updated 6 years ago
- Low Density Parity Check Decoder☆18Updated 9 years ago
- DVB-S2 LDPC Decoder☆28Updated 11 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆58Updated last year
- SPI interface connect to APB BUS with Verilog HDL☆38Updated 4 years ago
- this repository is vim cfg for verilog.☆52Updated last year
- Gigabit Ethernet UDP communication driver☆80Updated 6 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆48Updated last year
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆11Updated last year
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago
- Polar coding, decoding, and testing☆12Updated 2 years ago