Alternatives and similar repositories for FPGA-Otsu

Users that are interested in FPGA-Otsu are comparing it to the libraries listed below

• WalkerLau / DetectHumanFaces
  Real time face detection based on Arm Cortex-M3 DesignStart and FPGA
  ☆203Updated 2 years ago
• suntodai / FPGA_image_processing
  Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image
  ☆72Updated 11 years ago
• suisuisi / FPGA
  FPGA
  ☆127Updated 5 years ago
• suisuisi / FPGAandImage
  image processing based FPGA
  ☆113Updated 4 years ago
• WangXuan95 / FPGA-UART
  This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…
  ☆248Updated last year
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆228Updated last year
• lucky-wfw / ARM_AMBA_Design
  Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
  ☆130Updated 4 years ago
• AngeloJacobo / FPGA_OV7670_Camera_Interface
  Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps
  ☆65Updated 3 years ago
• Frogwells / fpga_design
  这是我所开发的两个项目，包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统
  ☆94Updated 7 years ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆461Updated 5 years ago
• WangXuan95 / FPGA-DDR-SDRAM
  An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。
  ☆188Updated last year
• padhi499 / Image-Classification-using-CNN-on-FPGA
  Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.
  ☆153Updated 4 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆372Updated last year
• DexWen / FFT_Verilog
  FFT implement by verilog_测试验证已通过
  ☆60Updated 8 years ago
• Verdvana / AXI4_Interconnect
  AXI总线连接器
  ☆103Updated 5 years ago
• WangXuan95 / FPGA-FixedPoint
  Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…
  ☆204Updated last year
• lulinchen / cnn_open
  A hardware implementation of CNN, written by Verilog and synthesized on FPGA
  ☆239Updated 6 years ago
• DOUDIU / Hardware-Implementation-of-the-Canny-Edge-Detection-Algorithm
  The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…
  ☆43Updated last year
• nanamake / r22sdf
  Pipeline FFT Implementation in Verilog HDL
  ☆131Updated 6 years ago
• benreynwar / fft-dit-fpga
  Verilog module for calculation of FFT.
  ☆181Updated 13 years ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆297Updated 2 years ago
• Thes0me / pango_video_local_dimming
  2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件
  ☆34Updated 2 years ago
• aquaxis / IPCORE
  ☆139Updated 10 years ago
• WayneGong / Image_Rotate
  视频旋转（2019FPGA大赛）
  ☆35Updated 5 years ago
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆211Updated last year
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆509Updated 3 years ago
• BigPig-Bro / udp_gmii_ov5640
  本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛（高云赛道）项目，题目基于高云FPGA的多路网络视频监控编码系统。
  ☆51Updated last year
• sumanth-kalluri / cnn_hardware_acclerator_for_fpga
  This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…
  ☆186Updated last year
• nicyyyy / FPGA-CLAHE
  Constrast limited adaptive histogram equlization based on Verilog
  ☆34Updated 2 years ago
• gillianGan / ahb_sram_master
  ☆19Updated 5 years ago