getlanced / FPGA-OtsuLinks
Verilog Implementation of Otsu's algorithm
☆12Updated 5 years ago
Alternatives and similar repositories for FPGA-Otsu
Users that are interested in FPGA-Otsu are comparing it to the libraries listed below
Sorting:
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆96Updated 8 years ago
- FPGA☆126Updated 5 years ago
- Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image☆73Updated 11 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆211Updated 2 years ago
- image processing based FPGA☆115Updated 4 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆71Updated 4 years ago
- Vivado诸多IP,包括图像处理等☆234Updated last year
- ☆66Updated 2 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆50Updated 5 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆283Updated 2 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆247Updated 7 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆362Updated 2 years ago
- ISP☆13Updated 2 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆200Updated 2 years ago
- ☆143Updated 10 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆162Updated 5 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆141Updated last year
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆39Updated 3 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆17Updated 5 years ago
- Verilog module for calculation of FFT.☆191Updated 13 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆194Updated last year
- 2023集创赛紫光同创杯一等奖项目☆142Updated 2 years ago
- An FPGA-based Ultra-High Throughput JPEG-LS encoder, which provides lossless image compression. 一个超高性能的FPGA JPEG-LS编码器,用来进行无损图像压缩。☆101Updated last year
- This project aims to implement a full SDRAM controller for Altera DE2-115 FPGA☆13Updated 11 years ago
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆66Updated 4 years ago
- FPGA图像处理-- 车牌定位,包括二值化,腐蚀,膨胀,sobel边缘检测,水平投影和垂直投影等☆50Updated 2 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆216Updated 2 years ago
- Pipeline FFT Implementation in Verilog HDL☆153Updated 6 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆46Updated last year