Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems over module lattices.
☆15Jul 28, 2023Updated 2 years ago
Alternatives and similar repositories for CRYSTALS-Dilithium_Key-Generation_Verilog
Users that are interested in CRYSTALS-Dilithium_Key-Generation_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆83Nov 30, 2022Updated 3 years ago
- Employed into Crystal-Kyber Algorithm, a prominent Lattice-based Post Quantum Cryptography(PQC) algorithm, for polynomial multiplication …☆19Feb 28, 2025Updated last year
- ☆12Jul 13, 2018Updated 7 years ago
- an attempt to implement CRYSTALS-Kyber PQC to Verilog☆11Jan 9, 2025Updated last year
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Jan 14, 2024Updated 2 years ago
- ☆20Aug 22, 2022Updated 3 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆16Oct 25, 2017Updated 8 years ago
- This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM …☆17Oct 10, 2023Updated 2 years ago
- Simple deep learning side channel attack. Experimental data set based on chipwhisperer.☆29Aug 2, 2021Updated 4 years ago
- 2D discrete cosine transform (DCT) of an 8x8 image in verilog HDL☆16Sep 2, 2022Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆22Jun 14, 2020Updated 5 years ago
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆26Mar 15, 2021Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Jul 12, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Datasets from CHES papers on random delays☆13Apr 13, 2021Updated 4 years ago
- This is one of the first approaches to an LTE Simulink model that was developed in the world, back in 2013. It is based on Turbo Coding,…☆10Nov 1, 2017Updated 8 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Apr 15, 2021Updated 4 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆33Jan 12, 2021Updated 5 years ago
- DL-LA: Deep Learning Leakage Assessment. Source Code and Traces.☆17Nov 9, 2023Updated 2 years ago
- ☆80Feb 27, 2024Updated 2 years ago
- Parametric NTT/INTT Hardware Generator☆80Apr 3, 2021Updated 4 years ago
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆46Nov 24, 2025Updated 4 months ago
- BLISS: Bimodal Lattice Signature Schemes☆30Jul 10, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- c++的一些基础知识总结☆10Oct 28, 2020Updated 5 years ago
- 电商库存服务中实现缓存+数据库双写一致性保障方案☆12Jan 17, 2019Updated 7 years ago
- C++ 实现银行排队服务模拟☆10Feb 13, 2017Updated 9 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆41Apr 13, 2021Updated 4 years ago
- Recent works have demonstrated that deep learning algorithms were very efficient to conduct security evaluations of embedded systems and …☆14Mar 13, 2019Updated 7 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆82May 22, 2024Updated last year
- A Single-path Delay Feedback FFT Generator☆14Mar 20, 2024Updated 2 years ago
- 使用verilog实现流水线 FFT☆15Jul 1, 2024Updated last year
- FPGA implementation of Chinese SM4 encryption algorithm.☆57Mar 11, 2018Updated 8 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- JPG Encoder/Decoder☆48Jul 9, 2024Updated last year
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆60Aug 9, 2020Updated 5 years ago
- A free and open source tool for Deep Learning Side Channel Analysis☆17Oct 31, 2019Updated 6 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆136Jul 31, 2022Updated 3 years ago
- ☆92Jan 4, 2024Updated 2 years ago
- SHA3 (KECCAK)☆19Jul 17, 2014Updated 11 years ago
- AI 实战 · 微信话题订阅阅读器 - 支持订阅管理、即时刷新、阅读计数、本地缓存等等。☆23Feb 19, 2025Updated last year