FatemehAhsan / CRYSTALS-Dilithium_Key-Generation_Verilog
Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems over module lattices.
☆11Updated last year
Related projects ⓘ
Alternatives and complementary repositories for CRYSTALS-Dilithium_Key-Generation_Verilog
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆43Updated last year
- Parametric NTT/INTT Hardware Generator☆59Updated 3 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆25Updated 2 years ago
- ☆24Updated 3 months ago
- ☆45Updated 3 years ago
- ☆18Updated 2 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆32Updated 10 years ago
- processor for post-quantum cryptography☆14Updated 4 years ago
- ☆23Updated 4 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆12Updated this week
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆14Updated 2 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- ☆17Updated 4 months ago
- ☆15Updated 2 months ago
- Defense/Attack PUF Library (DA PUF Library)☆46Updated 4 years ago
- ☆20Updated 5 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆29Updated 6 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆27Updated 9 months ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆45Updated 6 years ago
- Hardware implementation of Saber☆7Updated 4 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 4 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆17Updated 5 years ago
- Recent works have demonstrated that deep learning algorithms were very efficient to conduct security evaluations of embedded systems and …☆13Updated 5 years ago
- AES-based-on-FPGA developed by verilog.☆18Updated 4 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆37Updated 7 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 7 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆46Updated 6 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 4 years ago
- SHA3 (KECCAK)☆15Updated 10 years ago
- AES加密解密算法的Verilog实现☆60Updated 8 years ago