Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems over module lattices.
☆17Jul 28, 2023Updated 3 years ago
Alternatives and similar repositories for CRYSTALS-Dilithium_Key-Generation_Verilog
Users that are interested in CRYSTALS-Dilithium_Key-Generation_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆90Nov 30, 2022Updated 3 years ago
- Employed into Crystal-Kyber Algorithm, a prominent Lattice-based Post Quantum Cryptography(PQC) algorithm, for polynomial multiplication …☆20Feb 28, 2025Updated last year
- an attempt to implement CRYSTALS-Kyber PQC to Verilog☆12Jan 9, 2025Updated last year
- prime+probe code targeting a given physical address on libgcrypt run in an SGX enclave☆15Dec 6, 2018Updated 7 years ago
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Jan 14, 2024Updated 2 years ago
- ☆19Aug 22, 2022Updated 3 years ago
- 苏州大学本科毕业论文LaTeX模板☆11May 27, 2020Updated 6 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 3 years ago
- A command line tool for automating LTspice simulations☆13Nov 12, 2017Updated 8 years ago
- An open-source library for computer-generated holography using primitives.☆19Jan 8, 2026Updated 6 months ago
- Simple deep learning side channel attack. Experimental data set based on chipwhisperer.☆29Aug 2, 2021Updated 4 years ago
- Use Matlab to simulate in LT Spice, acquire results and plot☆18Oct 22, 2020Updated 5 years ago
- Reed Solomon Encoder and Decoder Digital IP☆22Jun 14, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Oct 31, 2017Updated 8 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated 2 years ago
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆27Mar 15, 2021Updated 5 years ago
- This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM …☆18Oct 10, 2023Updated 2 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆22Nov 18, 2025Updated 8 months ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆23Apr 15, 2021Updated 5 years ago
- Datasets from CHES papers on random delays☆14Apr 13, 2021Updated 5 years ago
- This is one of the first approaches to an LTE Simulink model that was developed in the world, back in 2013. It is based on Turbo Coding,…☆12Nov 1, 2017Updated 8 years ago
- ☆81Feb 27, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆36Jan 12, 2021Updated 5 years ago
- Parametric NTT/INTT Hardware Generator☆81Apr 3, 2021Updated 5 years ago
- An evolving lightweight Post-Quantum Cryptography (PQC) RISC-V extension architecture.☆15Updated this week
- Markov Chain Monte Carlo acceleration by Differential Evolution☆30Mar 12, 2019Updated 7 years ago
- c++的一些基础知识总结☆11Oct 28, 2020Updated 5 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆42Apr 13, 2021Updated 5 years ago
- A Single-path Delay Feedback FFT Generator☆15Mar 20, 2024Updated 2 years ago
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆49Jul 21, 2026Updated last week
- C++ 实现银行排队服务模拟☆10Feb 13, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Verilog (specifically, System Verilog) implementation of the not-yet-finalized SHA-3 winner, Keccak.☆15Apr 8, 2026Updated 3 months ago
- 电商库存服务中实现缓存+数据库双写一致性保障方案☆11Jan 17, 2019Updated 7 years ago
- DL-LA: Deep Learning Leakage Assessment. Source Code and Traces.☆19Nov 9, 2023Updated 2 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆55Apr 29, 2015Updated 11 years ago
- Collection of metadata of different Side Channel Attack datasets☆27Jul 4, 2023Updated 3 years ago
- OpenNTT is a standalone tool to automatically generate NTT and FFT hardware accelerators☆31Nov 14, 2025Updated 8 months ago
- lattice-based digital signature scheme qTESLA☆31Nov 9, 2019Updated 6 years ago