Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems over module lattices.
☆18Jul 28, 2023Updated 3 years ago
Alternatives and similar repositories for CRYSTALS-Dilithium_Key-Generation_Verilog
Users that are interested in CRYSTALS-Dilithium_Key-Generation_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- an attempt to implement CRYSTALS-Kyber PQC to Verilog☆12Jan 9, 2025Updated last year
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆97Nov 30, 2022Updated 3 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆53Jan 20, 2022Updated 4 years ago
- SHA3 (KECCAK)☆21Jul 17, 2014Updated 12 years ago
- ☆22Oct 29, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Employed into Crystal-Kyber Algorithm, a prominent Lattice-based Post Quantum Cryptography(PQC) algorithm, for polynomial multiplication …☆20Feb 28, 2025Updated last year
- Implementation of ECC on FPGA-Zynq7000 SoC☆21Jul 12, 2019Updated 7 years ago
- prime+probe code targeting a given physical address on libgcrypt run in an SGX enclave☆15Dec 6, 2018Updated 7 years ago
- Reed Solomon Encoder and Decoder Digital IP☆22Jun 14, 2020Updated 6 years ago
- ☆14Jul 13, 2018Updated 8 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Jan 14, 2024Updated 2 years ago
- ☆20Aug 22, 2022Updated 4 years ago
- An Efficient, Open-Source Hardware Implementation of ML-DSA☆18Updated this week
- ☆81Feb 27, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- 1G eth UDP / IP Stack☆10Jul 17, 2014Updated 12 years ago
- HOPE-MLKEM: A Framework for designing High-Order Side-Channel Protected Hardware Implementations of ML-KEM☆20Apr 28, 2026Updated 6 months ago
- 2D discrete cosine transform (DCT) of an 8x8 image in verilog HDL☆16Sep 2, 2022Updated 4 years ago
- Use Matlab to simulate in LT Spice, acquire results and plot☆18Oct 22, 2020Updated 6 years ago
- Lattice-based signature schemes☆11Nov 17, 2023Updated 2 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆55Apr 29, 2015Updated 11 years ago
- AES implementations in chisel, PyRTL, VivadoHLS, C++ and Python☆11Apr 18, 2022Updated 4 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated 2 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆23Nov 18, 2025Updated 11 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Simple deep learning side channel attack. Experimental data set based on chipwhisperer.☆32Aug 2, 2021Updated 5 years ago
- This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM …☆18Oct 10, 2023Updated 3 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆24Apr 15, 2021Updated 5 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆57Mar 11, 2018Updated 8 years ago
- An implementation of the Winternitz OTS (W-OTS+) in Go☆15Mar 14, 2020Updated 6 years ago
- Datasets from CHES papers on random delays☆14Apr 13, 2021Updated 5 years ago
- This is one of the first approaches to an LTE Simulink model that was developed in the world, back in 2013. It is based on Turbo Coding,…☆12Nov 1, 2017Updated 9 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆37Jan 12, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆26Oct 8, 2020Updated 6 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆41Jun 10, 2020Updated 6 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- 第六期“一生一芯“计划☆10May 7, 2024Updated 2 years ago
- Parametric NTT/INTT Hardware Generator☆83Apr 3, 2021Updated 5 years ago
- 基于FPGA的循迹小车☆12Nov 20, 2021Updated 4 years ago