Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems over module lattices.
☆15Jul 28, 2023Updated 2 years ago
Alternatives and similar repositories for CRYSTALS-Dilithium_Key-Generation_Verilog
Users that are interested in CRYSTALS-Dilithium_Key-Generation_Verilog are comparing it to the libraries listed below
Sorting:
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆78Nov 30, 2022Updated 3 years ago
- Employed into Crystal-Kyber Algorithm, a prominent Lattice-based Post Quantum Cryptography(PQC) algorithm, for polynomial multiplication …☆19Feb 28, 2025Updated last year
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆42Jan 20, 2022Updated 4 years ago
- c++的一些基础知识总结☆10Oct 28, 2020Updated 5 years ago
- C++ 实现银行排队服务模拟☆10Feb 13, 2017Updated 9 years ago
- 电商库存服务中实现缓存+数据库双写一致性保障方案☆12Jan 17, 2019Updated 7 years ago
- Recent works have demonstrated that deep learning algorithms were very efficient to conduct security evaluations of embedded systems and …☆14Mar 13, 2019Updated 6 years ago
- A Single-path Delay Feedback FFT Generator☆13Mar 20, 2024Updated last year
- 使用verilog实现流水线 FFT☆14Jul 1, 2024Updated last year
- This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM …☆17Oct 10, 2023Updated 2 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 2 years ago
- A free and open source tool for Deep Learning Side Channel Analysis☆17Oct 31, 2019Updated 6 years ago
- AES-based-on-FPGA developed by verilog.☆23Apr 23, 2020Updated 5 years ago
- Parametric NTT/INTT Hardware Generator☆80Apr 3, 2021Updated 4 years ago
- R22SDF FFT VLSI/FPGA investigate and implementation☆16Apr 22, 2022Updated 3 years ago
- SHA3 (KECCAK)☆18Jul 17, 2014Updated 11 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 5 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Apr 15, 2021Updated 4 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Oct 31, 2017Updated 8 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Jul 12, 2019Updated 6 years ago
- ☆25Aug 11, 2021Updated 4 years ago
- distributed key-value service☆25Nov 15, 2022Updated 3 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆132Jul 31, 2022Updated 3 years ago
- kafka传数据到Flink存储到mysql之Flink使用SQL语句聚合数据流（设置时间窗口，EventTime）☆31May 8, 2018Updated 7 years ago
- lattice-based digital signature scheme qTESLA☆31Nov 9, 2019Updated 6 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆41Apr 13, 2021Updated 4 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆33Jan 12, 2021Updated 5 years ago
- Deep Learning-based Framework for Side-Channel Analysis☆39Apr 22, 2022Updated 3 years ago
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆46Nov 24, 2025Updated 3 months ago
- ☆36Aug 1, 2024Updated last year
- Repository of the PS-Battles Dataset☆39Mar 12, 2021Updated 4 years ago
- ☆44Jun 27, 2022Updated 3 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Dec 3, 2023Updated 2 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆50Jul 4, 2019Updated 6 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆58Mar 11, 2018Updated 7 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆81Apr 28, 2023Updated 2 years ago
- Implementing Different Adder Structures in Verilog☆74Sep 3, 2019Updated 6 years ago
- Side-Channel Analysis Library☆106Feb 10, 2026Updated last month
- ☆117Sep 3, 2024Updated last year