Alternatives and similar repositories for CRYSTALS-Dilithium_Key-Generation_Verilog

Users that are interested in CRYSTALS-Dilithium_Key-Generation_Verilog are comparing it to the libraries listed below

• GMUCERG / Dilithium
  High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.
  ☆60Updated 2 years ago
• AdityaMohanty374 / NTT_Implementation
  Employed into Crystal-Kyber Algorithm, a prominent Lattice-based Post Quantum Cryptography(PQC) algorithm, for polynomial multiplication …
  ☆13Updated 4 months ago
• acmert / parametric-ntt
  Parametric NTT/INTT Hardware Generator
  ☆72Updated 4 years ago
• kemalderya / pqc-param-ntt
  ☆24Updated 3 years ago
• xingyf14 / CRYSTALS-Kyber
  ☆58Updated 4 years ago
• acmert / kyber-polmul-hw
  Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme
  ☆37Updated 3 years ago
• florianhirner / proteus
  ☆17Updated last year
• eda-lab / AES-based-on-FPGA
  AES-based-on-FPGA developed by verilog.
  ☆22Updated 5 years ago
• CityUHK-CALAS / SW-HW-Co-design-of-Dilithium
  This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM …
  ☆10Updated last year
• xiang-rc / cfntt_ref
  ☆35Updated 11 months ago
• LoganBrist / C-Verilog_NTT_RNS_Polymultiplier
  ☆26Updated 4 years ago
• mematrix / AES-FPGA
  AES加密解密算法的Verilog实现
  ☆67Updated 9 years ago
• chipsalliance / adams-bridge
  Post-Quantum Cryptography IP Core (Crystals-Dilithium)
  ☆32Updated this week
• raymondrc / FPGA-SM3-HASH
  Description of Chinese SM3 Hash algorithm with Verilog HDL
  ☆49Updated 6 years ago
• lajanugen / Modular-Exponentiation
  Verilog Implementation of modular exponentiation using Montgomery multiplication
  ☆34Updated 10 years ago
• KULeuven-COSIC / Griffinfly-ZPRIZE-FPGA-NTT
  Griffinfly is COSIC's submission to the ZPRIZE competition under the category, Accelerating NTT Operations on an FPGA by Michiel Van Beir…
  ☆11Updated 2 years ago
• XBQ314 / A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units
  Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元
  ☆19Updated 2 years ago
• KULeuven-COSIC / NTRU_NTT_HW
  ☆23Updated 3 years ago
• flokrieger / Aloha-HE
  ☆25Updated last month
• crypt-xie / XCryptCore
  Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)
  ☆39Updated 5 years ago
• ahegazy / aes
  Advanced encryption standard implementation in verilog.
  ☆30Updated 2 years ago
• gongxunwu / sm4-verilog
  ☆23Updated 6 years ago
• scluconn / LPN-based_PUF
  FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.
  ☆15Updated 7 years ago
• KULeuven-COSIC / COSO-TRNG
  Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.
  ☆13Updated 7 months ago
• abdelazeem201 / Design-and-ASIC-Implementation-of-32-Point-FFT-Processor
  I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …
  ☆44Updated last year
• pq-crypto / vpqc
  processor for post-quantum cryptography
  ☆16Updated 5 years ago
• abdelazeem201 / ASIC-implementation-of-AES
  Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…
  ☆22Updated 4 years ago
• freecores / sha3
  SHA3 (KECCAK)
  ☆19Updated 11 years ago
• DHLSan / FastHomNAND
  Acceleration of TFHE-based Homomorphic NAND Gate on FPGA
  ☆17Updated 4 years ago
• secworks / aes
  Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…
  ☆371Updated 3 months ago