Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems over module lattices.
☆17Jul 28, 2023Updated 3 years ago
Alternatives and similar repositories for CRYSTALS-Dilithium_Key-Generation_Verilog
Users that are interested in CRYSTALS-Dilithium_Key-Generation_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆92Nov 30, 2022Updated 3 years ago
- Employed into Crystal-Kyber Algorithm, a prominent Lattice-based Post Quantum Cryptography(PQC) algorithm, for polynomial multiplication …☆21Feb 28, 2025Updated last year
- ☆14Jul 13, 2018Updated 8 years ago
- prime+probe code targeting a given physical address on libgcrypt run in an SGX enclave☆15Dec 6, 2018Updated 7 years ago
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Jan 14, 2024Updated 2 years ago
- ☆19Aug 22, 2022Updated 4 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 3 years ago
- A command line tool for automating LTspice simulations☆13Nov 12, 2017Updated 8 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆17Oct 25, 2017Updated 8 years ago
- 2D discrete cosine transform (DCT) of an 8x8 image in verilog HDL☆16Sep 2, 2022Updated 4 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Jul 12, 2019Updated 7 years ago
- Simple deep learning side channel attack. Experimental data set based on chipwhisperer.☆30Aug 2, 2021Updated 5 years ago
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外 设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆27Mar 15, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM …☆17Oct 10, 2023Updated 2 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆22Nov 18, 2025Updated 9 months ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆23Apr 15, 2021Updated 5 years ago
- This is one of the first approaches to an LTE Simulink model that was developed in the world, back in 2013. It is based on Turbo Coding,…☆12Nov 1, 2017Updated 8 years ago
- ☆81Feb 27, 2024Updated 2 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆37Jan 12, 2021Updated 5 years ago
- Parametric NTT/INTT Hardware Generator☆83Apr 3, 2021Updated 5 years ago
- An evolving Post-Quantum Cryptography (PQC) RISC-V extension architecture.☆17Jul 31, 2026Updated last month
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆40Jun 10, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆30Sep 24, 2018Updated 7 years ago
- c++的一些基础知识总结☆11Oct 28, 2020Updated 5 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆42Apr 13, 2021Updated 5 years ago
- A Single-path Delay Feedback FFT Generator☆15Mar 20, 2024Updated 2 years ago
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆50Jul 21, 2026Updated last month
- DL-LA: Deep Learning Leakage Assessment. Source Code and Traces.☆19Nov 9, 2023Updated 2 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆55Apr 29, 2015Updated 11 years ago
- Collection of metadata of different Side Channel Attack datasets☆27Jul 4, 2023Updated 3 years ago
- OpenNTT is a standalone tool to automatically generate NTT and FFT hardware accelerators☆33Nov 14, 2025Updated 9 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- lattice-based digital signature scheme qTESLA☆31Nov 9, 2019Updated 6 years ago
- Recent works have demonstrated that deep learning algorithms were very efficient to conduct security evaluations of embedded systems and …☆15Mar 13, 2019Updated 7 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆146Jul 31, 2022Updated 4 years ago
- A free and open source tool for Deep Learning Side Channel Analysis☆17Oct 31, 2019Updated 6 years ago
- 使用verilog实现流水线 FFT☆16Jul 1, 2024Updated 2 years ago
- ☆92Jan 4, 2024Updated 2 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆70Aug 9, 2020Updated 6 years ago