A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration
☆46Nov 24, 2025Updated 3 months ago
Alternatives and similar repositories for IPECC
Users that are interested in IPECC are comparing it to the libraries listed below
Sorting:
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆21Oct 31, 2017Updated 8 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Jul 12, 2019Updated 6 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆15Oct 15, 2025Updated 5 months ago
- An automated toolkit to analyze and detect changes in secure hardware and cryptographic libraries. SCRUTINY provides high-level framework…☆16Feb 12, 2026Updated last month
- Library for elliptic curves cryptography☆61Feb 25, 2025Updated last year
- javacard framework in python☆19Nov 18, 2022Updated 3 years ago
- Tool for analysis of security certificates and their security targets (Common Criteria, NIST FIPS140-2...).☆25Updated this week
- ECDSA VHDL Implementation☆12Apr 6, 2018Updated 7 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆17Jan 28, 2022Updated 4 years ago
- A free and open source tool for Deep Learning Side Channel Analysis☆17Oct 31, 2019Updated 6 years ago
- Tests support and behavior of elliptic curve cryptography implementations on JavaCards (TYPE_EC_FP and TYPE_EC_F2M) and in selected softw…☆85Mar 8, 2026Updated 2 weeks ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Jan 25, 2022Updated 4 years ago
- Official Code Implementation for the CCS 2022 Paper "On the Privacy Risks of Cell-Based NAS Architectures"☆11Nov 21, 2022Updated 3 years ago
- Implementation of mathematical operations with big numbers and elliptic curve points for smart cards with JavaCard platform.☆101Jan 1, 2025Updated last year
- Artifacts for the "Minerva: The curse of ECDSA nonces" paper at CHES 2020☆33Jun 6, 2022Updated 3 years ago
- ☆19Mar 15, 2024Updated 2 years ago
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated 11 months ago
- ☆35Dec 10, 2023Updated 2 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆13Nov 28, 2019Updated 6 years ago
- ☆12Aug 17, 2020Updated 5 years ago
- Python Elliptic Curve Side-Channel Analysis toolkit.☆65Mar 8, 2026Updated 2 weeks ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Jan 14, 2024Updated 2 years ago
- Colin's PCB Intro Lecture☆14Mar 30, 2025Updated 11 months ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- P-256 ECDSA / ECDH for Cortex-M4 and Cortex-M33☆45Mar 4, 2021Updated 5 years ago
- ☆25Aug 11, 2021Updated 4 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- Tool for generating Elliptic curve domain parameters☆131Dec 3, 2025Updated 3 months ago
- Python library for Alphanov's PDM laser sources control☆13Feb 24, 2026Updated 3 weeks ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- This repository offers J2735 standard messages modules for Python based on Pyasn.1 library. Some other utility functions are also made av…☆12Aug 25, 2021Updated 4 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 4 years ago
- Distinguisher of Standard & Simulated Elliptic Curves via Traits.☆18Jun 20, 2024Updated last year
- Senior Design☆12Jan 26, 2025Updated last year
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- An SHA-256 module implementation in VHDL. Based on NIST FIPS 180-4.☆16Sep 24, 2025Updated 5 months ago
- Practical Implementation of the Maurer Reduction☆10Jul 13, 2023Updated 2 years ago