A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration
☆47Nov 24, 2025Updated 5 months ago
Alternatives and similar repositories for IPECC
Users that are interested in IPECC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆21Oct 31, 2017Updated 8 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Jul 12, 2019Updated 6 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆17Mar 26, 2026Updated last month
- An automated toolkit to analyze and detect changes in secure hardware and cryptographic libraries. SCRUTINY provides high-level framework…☆17Feb 12, 2026Updated 3 months ago
- ECDSA VHDL Implementation☆12Apr 6, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆18Jan 28, 2022Updated 4 years ago
- A free and open source tool for Deep Learning Side Channel Analysis☆17Oct 31, 2019Updated 6 years ago
- Tests support and behavior of elliptic curve cryptography implementations on JavaCards (TYPE_EC_FP and TYPE_EC_F2M) and in selected softw…☆86Updated this week
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆18Jan 25, 2022Updated 4 years ago
- SIFA-based attacks on AES☆38Dec 14, 2024Updated last year
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆55Apr 29, 2015Updated 11 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Sep 24, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆37Dec 10, 2023Updated 2 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- Python Elliptic Curve Side-Channel Analysis toolkit.☆64Mar 8, 2026Updated 2 months ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Nov 26, 2024Updated last year
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Jan 14, 2024Updated 2 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 6 months ago
- [WIP] Distributed LTE Authentication for 4G/5G Networks in Community Cellular Settings☆10Jun 15, 2023Updated 2 years ago
- P-256 ECDSA / ECDH for Cortex-M4 and Cortex-M33☆44Mar 4, 2021Updated 5 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆220May 7, 2026Updated 2 weeks ago
- ☆27Aug 11, 2021Updated 4 years ago
- Tool for generating Elliptic curve domain parameters☆131Dec 3, 2025Updated 5 months ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- This repository offers J2735 standard messages modules for Python based on Pyasn.1 library. Some other utility functions are also made av…☆12Aug 25, 2021Updated 4 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 4 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- An SHA-256 module implementation in VHDL. Based on NIST FIPS 180-4.☆16Sep 24, 2025Updated 7 months ago
- Practical Implementation of the Maurer Reduction☆11Jul 13, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 5 years ago
- Chisel NVMe controller☆28Nov 24, 2022Updated 3 years ago
- Tool for generation of data from cryptoprimitives (block and stream ciphers, hash functions). Cryptoprimitives are round-reduced and the …☆14Nov 11, 2022Updated 3 years ago
- Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems ov…☆17Jul 28, 2023Updated 2 years ago
- This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM …☆17Oct 10, 2023Updated 2 years ago
- Baseband Receiver IP for GPS like DSSS signals☆41May 19, 2020Updated 6 years ago
- ☆17Feb 15, 2023Updated 3 years ago