ANSSI-FR / IPECCLinks
A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration
☆46Updated 2 months ago
Alternatives and similar repositories for IPECC
Users that are interested in IPECC are comparing it to the libraries listed below
Sorting:
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆31Updated 2 years ago
- Side-channel analysis setup for OpenTitan☆37Updated 3 months ago
- Hardware Design of Ascon☆37Updated 3 weeks ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆37Updated 5 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 3 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Updated 5 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 8 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆13Updated 6 years ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Updated last month
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 5 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆24Updated 8 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 5 years ago
- True Random Number Generator core implemented in Verilog.☆79Updated 5 years ago
- Side-Channel Analysis Library☆106Updated 5 months ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- Bibliothèque C et assembleur permettant le chiffrement/déchiffrement AES-128 de messages pour des composants grand public (famille STM32F…☆69Updated 3 years ago
- Hardware implementations of the authenticated encryption design ASCON☆20Updated 8 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated last year
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Updated 8 years ago
- ECDSA VHDL Implementation☆12Updated 7 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Updated 6 years ago
- IP submodules, formatted for easier CI integration☆31Updated 4 months ago
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆20Updated 6 years ago
- Cryptanalysis of Physically Unclonable Functions☆91Updated last year
- Defense/Attack PUF Library (DA PUF Library)☆55Updated 5 years ago
- Circuits and hardware security modules formally verified with Knox 🔐☆27Updated last year
- The first open source software-based Physically Unclonable Function (PUF) using off-the-shelf SRAM☆103Updated 3 months ago
- Framework for building transparent memory encryption and authentication solutions☆27Updated 7 years ago
- RISC-V instruction set extensions for SM4 block cipher☆21Updated 5 years ago
- SCARR is a Side-Channel Analysis (SCA) framework☆78Updated 2 months ago