CityUHK-CALAS / SW-HW-Co-design-of-DilithiumLinks
This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM Transactions on Reconfigurable Technology and Systems (TRETS).
☆10Updated last year
Alternatives and similar repositories for SW-HW-Co-design-of-Dilithium
Users that are interested in SW-HW-Co-design-of-Dilithium are comparing it to the libraries listed below
Sorting:
- ☆58Updated 4 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆60Updated 2 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆37Updated 3 years ago
- Parametric NTT/INTT Hardware Generator☆72Updated 4 years ago
- ☆24Updated 3 years ago
- ☆35Updated 11 months ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆371Updated 3 months ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 7 months ago
- ☆26Updated 4 years ago
- processor for post-quantum cryptography☆16Updated 5 years ago
- ☆17Updated last year
- ☆25Updated last month
- Hardware implementation of Saber☆9Updated 5 years ago
- Griffinfly is COSIC's submission to the ZPRIZE competition under the category, Accelerating NTT Operations on an FPGA by Michiel Van Beir…☆11Updated 2 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆34Updated 10 years ago
- Python implementations of various NTT/INTT and NTT-based polynomial multiplication algorithms☆38Updated 4 years ago
- Saber and NTRU on M4 and AVX2☆17Updated 3 years ago
- A Verilog (specifically, System Verilog) implementation of the not-yet-finalized SHA-3 winner, Keccak.☆9Updated 4 years ago
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆61Updated 4 years ago
- Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems ov…☆15Updated last year
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- ☆23Updated 6 years ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆17Updated 4 years ago
- DOM Protected Hardware Implementation of AES☆20Updated 9 years ago
- ☆21Updated last year
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆32Updated this week
- ☆26Updated last year
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆19Updated 2 years ago
- ☆19Updated 4 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆39Updated 8 years ago