CityUHK-CALAS / SW-HW-Co-design-of-DilithiumLinks
This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM Transactions on Reconfigurable Technology and Systems (TRETS).
☆17Updated 2 years ago
Alternatives and similar repositories for SW-HW-Co-design-of-Dilithium
Users that are interested in SW-HW-Co-design-of-Dilithium are comparing it to the libraries listed below
Sorting:
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆71Updated 3 years ago
- ☆59Updated 4 years ago
- Parametric NTT/INTT Hardware Generator☆78Updated 4 years ago
- ☆12Updated 3 years ago
- ☆25Updated 3 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆38Updated 3 years ago
- ☆36Updated last year
- ☆23Updated last year
- ☆26Updated 5 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆402Updated last week
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆41Updated 2 weeks ago
- processor for post-quantum cryptography☆17Updated 5 years ago
- Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems ov…☆15Updated 2 years ago
- ☆28Updated 4 months ago
- Griffinfly is COSIC's submission to the ZPRIZE competition under the category, Accelerating NTT Operations on an FPGA by Michiel Van Beir…☆11Updated 2 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated last year
- Saber and NTRU on M4 and AVX2☆18Updated 3 years ago
- ☆10Updated 5 years ago
- ☆12Updated 2 years ago
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆64Updated 5 years ago
- Python implementations of various NTT/INTT and NTT-based polynomial multiplication algorithms☆37Updated 5 years ago
- ☆19Updated 4 years ago
- ☆21Updated last year
- NEON implementation of NIST lattice-based PQC finalists☆22Updated 4 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 8 years ago
- Using Test Vector Leakage Assessment methodology to analyze side-channel attacks on hardware implementations of AES-128☆12Updated 4 years ago
- ☆24Updated last month
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆30Updated 2 years ago
- ☆13Updated 2 years ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆18Updated 4 years ago