hukenovs / fp23fftkLinks
Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).
☆61Updated 3 years ago
Alternatives and similar repositories for fp23fftk
Users that are interested in fp23fftk are comparing it to the libraries listed below
Sorting:
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆108Updated last year
- Extensible FPGA control platform☆62Updated 2 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆47Updated 10 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Mathematical Functions in Verilog☆95Updated 4 years ago
- A series of CORDIC related projects☆113Updated 10 months ago
- SDRAM controller for MIPSfpga+ system☆24Updated 4 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated last year
- Video Stream Scaler☆40Updated 11 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 6 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- ☆26Updated 2 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆119Updated 4 years ago
- SpinalHDL Hardware Math Library☆90Updated last year
- Python interface to PCIE☆40Updated 7 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆63Updated 3 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆29Updated last year
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆75Updated 2 months ago
- Verilog digital signal processing components☆155Updated 2 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆65Updated 4 months ago
- TCL scripts for FPGA (Xilinx)☆33Updated 3 years ago
- A collection of demonstration digital filters☆154Updated last year
- ☆27Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆30Updated 4 years ago