hukenovs / fp23fftk
Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).
☆53Updated 2 years ago
Related projects: ⓘ
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆75Updated last year
- Fork of OpenCores jpegencode with Cocotb testbench☆42Updated 9 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆37Updated 3 years ago
- Video Stream Scaler☆39Updated 10 years ago
- Extensible FPGA control platform☆52Updated last year
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆22Updated 2 months ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆32Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 6 years ago
- Verilog digital signal processing components☆94Updated last year
- Generic FIFO implementation with optional FWFT☆53Updated 4 years ago
- Gaussian noise generator Verilog IP core☆28Updated last year
- MIPI CSI-2 RX☆28Updated 2 years ago
- ☆32Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆102Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆55Updated last year
- Fixed-point math library with VHDL, Python and MATLAB support☆18Updated last month
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆65Updated 2 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆62Updated 10 months ago
- Verilog modules required to get the OV7670 camera working☆60Updated 6 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆47Updated 3 years ago
- ☆21Updated 3 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆40Updated 2 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆53Updated 2 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆40Updated 9 months ago
- Adding PR to the PYNQ Overlay☆17Updated 7 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆52Updated last week
- A tool for merging the MyHDL workflow with Vivado☆19Updated 4 years ago
- A testbench for an axi lite custom IP☆22Updated 9 years ago
- ☆40Updated 6 months ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆12Updated last year