Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).
☆62Jul 5, 2022Updated 3 years ago
Alternatives and similar repositories for fp23fftk
Users that are interested in fp23fftk are comparing it to the libraries listed below
Sorting:
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Jan 31, 2023Updated 3 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last month
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆128Feb 11, 2021Updated 5 years ago
- TCL scripts for FPGA (Xilinx)☆35Jul 5, 2022Updated 3 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- synthesizable FFT IP block for FPGA designs☆32Apr 16, 2019Updated 6 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- VHDL functional blocks with their simulations and test sequences☆20Updated this week
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)☆31Aug 14, 2020Updated 5 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Dec 20, 2013Updated 12 years ago
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- Repository for FPGA projects☆64Dec 1, 2025Updated 3 months ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- VHDL Library for implementing common DSP functionality.☆31Oct 5, 2018Updated 7 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- Implementation of a 2D Convolutional Filter using VHDL for FPGAs.☆16Aug 21, 2022Updated 3 years ago
- Repository gathering basic modules for CDC purpose☆58Dec 31, 2019Updated 6 years ago
- VHDL PCIe Transceiver☆32Jul 2, 2020Updated 5 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆35Sep 6, 2018Updated 7 years ago
- ☆12Jul 20, 2022Updated 3 years ago
- A distributed consensus mechanism for securing content novelty: Proof of Novelty.☆12Dec 26, 2019Updated 6 years ago
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆17Mar 10, 2022Updated 3 years ago
- A complete Linux project for the ZYBO. This project helps me during my first steps with embedded Linux. You can find anything necessary t…☆13Oct 8, 2020Updated 5 years ago
- UDP/IP Core☆12Jul 17, 2014Updated 11 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Feb 22, 2026Updated last week
- ☆16Apr 27, 2025Updated 10 months ago
- Cordic fixed point math☆21Jul 17, 2024Updated last year
- Template Repository for Xilinx HLS design flow☆12Nov 18, 2021Updated 4 years ago