hukenovs / adc_configuratorView external linksLinks
ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)
☆13Aug 29, 2018Updated 7 years ago
Alternatives and similar repositories for adc_configurator
Users that are interested in adc_configurator are comparing it to the libraries listed below
Sorting:
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 7 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- SSD test project using Zynq Ultrascale+ bare metal NVMe.☆22Oct 8, 2021Updated 4 years ago
- The implementation of AD9371 on KC705☆20Jun 10, 2025Updated 8 months ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last week
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- include hdlc (miao), 422 grapher, 1553b☆21Oct 10, 2019Updated 6 years ago
- VHDL code for driving a playstation portable display☆15Feb 20, 2014Updated 11 years ago
- FPGA-based I2C to RS-232 serial converter / bus monitor☆13Jan 29, 2016Updated 10 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆14Jul 16, 2021Updated 4 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Dec 20, 2013Updated 12 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 6 years ago
- VHDL Library for implementing common DSP functionality.☆31Oct 5, 2018Updated 7 years ago
- VHDL PCIe Transceiver☆32Jul 2, 2020Updated 5 years ago
- Creation of a AXI Master and Yocto device driver for Zynq, using High Level Synthesis (HLS) techniques.☆13May 28, 2015Updated 10 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- A complete Linux project for the ZYBO. This project helps me during my first steps with embedded Linux. You can find anything necessary t…☆13Oct 8, 2020Updated 5 years ago
- High-througput logic analyzer for FPGA☆16Oct 8, 2020Updated 5 years ago
- ☆18Oct 5, 2020Updated 5 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Dec 3, 2025Updated 2 months ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆19Nov 16, 2021Updated 4 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- JESD204B core for Migen/MiSoC☆35May 5, 2021Updated 4 years ago
- PS/2 Keyboard IP written in VHDL for Xilinx FPGA☆17Jul 11, 2015Updated 10 years ago
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- UART to AXI Stream interface written in VHDL☆18Oct 20, 2022Updated 3 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- Wishbone to AXI bridge (VHDL)☆44Aug 29, 2019Updated 6 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 7 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆20Apr 12, 2023Updated 2 years ago