hukenovs / adc_configuratorLinks
ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)
☆13Updated 7 years ago
Alternatives and similar repositories for adc_configurator
Users that are interested in adc_configurator are comparing it to the libraries listed below
Sorting:
- Verilog IP Cores & Tests☆13Updated 7 years ago
- UART to AXI Stream interface written in VHDL☆17Updated 2 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 7 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Xilinx IP repository☆13Updated 7 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Repository containing the DSP gateware cores☆13Updated 3 weeks ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆16Updated 6 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆28Updated last month
- development interface mil-std-1553b for system on chip☆23Updated 7 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Updated 11 years ago
- JESD204b modules in VHDL