hukenovs / adc_configuratorLinks
ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)
☆12Updated 6 years ago
Alternatives and similar repositories for adc_configurator
Users that are interested in adc_configurator are comparing it to the libraries listed below
Sorting:
- Verilog IP Cores & Tests☆13Updated 7 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Xilinx IP repository☆13Updated 7 years ago
- SDRAM controller for MIPSfpga+ system☆23Updated 4 years ago
- Repository containing the DSP gateware cores☆13Updated last week
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 4 months ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆11Updated 7 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- 1G eth UDP / IP Stack☆9Updated 10 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆23Updated 4 months ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Harmon Instruments FIFO to PCI Express interface☆11Updated 4 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Updated 11 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Testbenches for HDL projects☆18Updated this week
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆17Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Vivado project for the SP701 Imaging application project☆13Updated 5 years ago
- Sata 2 Host Controller for FPGA implementation☆17Updated 7 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 7 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆16Updated 6 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆11Updated 6 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- ☆25Updated 4 years ago