Alternatives and similar repositories for FPGA_AudioVisualizer

Users that are interested in FPGA_AudioVisualizer are comparing it to the libraries listed below

• powerplayer9 / Voice-Based-Motor-Control
  A verilog HDL based project to control a servomotor with voice commands from an android phone.
  ☆12Updated 5 years ago
• Digilent / Arty-A7
  ☆15Updated last week
• Goshik92 / FFTVisualizer
  This project demonstrates DSP capabilities of Terasic DE2-115
  ☆26Updated 7 years ago
• freecores / pci
  PCI bridge
  ☆18Updated 10 years ago
• Digilent / vivado-hierarchies
  ☆15Updated 4 years ago
• freecores / wb_dma
  WISHBONE DMA/Bridge IP Core
  ☆18Updated 10 years ago
• freecores / verilog_cordic_core
  configurable cordic core in verilog
  ☆52Updated 10 years ago
• freecores / xge_mac
  Ethernet 10GE MAC
  ☆45Updated 10 years ago
• Digilent / Arty-A7-35-XADC
  ☆19Updated 4 years ago
• freecores / uart16550
  UART 16550 core
  ☆37Updated 10 years ago
• Digilent / embeddedsw
  Xilinx Embedded Software (embeddedsw) Development
  ☆12Updated last month
• freecores / double_fpu
  double_fpu_verilog
  ☆15Updated 10 years ago
• uwemeyerbaese / DSP_with_FPGAs_ed4
  DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3
  ☆61Updated 3 years ago
• 0xArt / Tiny_But_Mighty_I2C_Master_Verilog
  I2C Master Verilog module
  ☆34Updated last month
• alisemi / fpga-projects
  FPGA Projects written using SystemVerilog, Verilog, and VHDL are put here in seperate folders.
  ☆18Updated 8 years ago
• samy-maxvy / MAXVY_MIPI_I3C_Basic_Master_Controller_IP
  It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.
  ☆17Updated 5 years ago
• rstar900 / Dual-Core-RISC-V-Processor
  A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.
  ☆14Updated 2 years ago
• ZipCPU / dpll
  A collection of phase locked loop (PLL) related projects
  ☆107Updated last year
• damdoy / fpga_image_processing
  IP operations in verilog (simulation and implementation on ice40)
  ☆55Updated 5 years ago
• freecores / video_stream_scaler
  Video Stream Scaler
  ☆40Updated 10 years ago
• russdill / bch_verilog
  Verilog based BCH encoder/decoder
  ☆122Updated 2 years ago
• westonb / OV7670-Verilog
  Verilog modules required to get the OV7670 camera working
  ☆73Updated 6 years ago
• cterrill26 / FPGA_AudioVisualizer
  Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…
  ☆15Updated 5 years ago
• freecores / round_robin_arbiter
  round robin arbiter
  ☆74Updated 10 years ago
• ultraembedded / core_soc
  Basic Peripheral SoC (SPI, GPIO, Timer, UART)
  ☆64Updated 5 years ago
• freecores / pid_controller
  PID controller
  ☆20Updated 10 years ago
• freecores / wdsp
  DSP WishBone Compatible Cores
  ☆14Updated 10 years ago
• alexforencich / verilog-lfsr
  Fully parametrizable combinatorial parallel LFSR/CRC module
  ☆151Updated 4 months ago
• ZipCPU / qspiflash
  A set of Wishbone Controlled SPI Flash Controllers
  ☆83Updated 2 years ago
• freecores / ethmac
  Ethernet MAC 10/100 Mbps
  ☆83Updated 5 years ago