Using an Altera DE10-Lite FPGA development board to simulate an FFT processor. Audio input frequencies will be visualized onto a VGA display.
☆15May 5, 2020Updated 5 years ago
Alternatives and similar repositories for FPGA_AudioVisualizer
Users that are interested in FPGA_AudioVisualizer are comparing it to the libraries listed below
Sorting:
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆19Jul 10, 2020Updated 5 years ago
- This Model analyzes and predicts the input sound and then using pretrained ANC systems cancels the input sound.☆11Apr 12, 2024Updated last year
- ATtiny13 based Traffic Light toy: schematic, technology, source code.☆10Mar 17, 2021Updated 5 years ago
- Student project for using audio on the DE2-115 FPGA development board.☆27Apr 28, 2018Updated 7 years ago
- Verilog implementation of Pac-Man made for a class's final project☆19Mar 7, 2012Updated 14 years ago
- ☆28Feb 5, 2020Updated 6 years ago
- Bare metal programming on the EBAZ4205 board with Zynq XC7Z010 SoC☆21Dec 10, 2024Updated last year
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- Leptos component wrapper for Material Web Components☆22Aug 23, 2024Updated last year
- FFT algorithm for fpga☆25Aug 17, 2021Updated 4 years ago
- Firmware / software / Verilog for the Photon camera☆14Mar 14, 2026Updated last week
- A collection of resources for the EBAZ4205 FPGA board.☆18Jun 30, 2021Updated 4 years ago
- Connect IQ application client for Nordic nRF Blinky BLE example☆17Oct 7, 2024Updated last year
- ☆15Jul 10, 2019Updated 6 years ago
- Example c projects for instrument control with VISA☆17Oct 10, 2017Updated 8 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆18Jan 27, 2023Updated 3 years ago
- Verilog for interacting with components of the DE10-Lite board.☆30Mar 26, 2021Updated 4 years ago
- Cargo generate template for embassy on rp2040☆23Jan 5, 2026Updated 2 months ago
- synthesizable FFT IP block for FPGA designs☆32Apr 16, 2019Updated 6 years ago
- A Single-path Delay Feedback FFT Generator☆13Mar 20, 2024Updated 2 years ago
- ☆40Aug 6, 2025Updated 7 months ago
- C++ and Verilog to implement AES128☆24Apr 30, 2018Updated 7 years ago
- Tasks☆11Jun 7, 2021Updated 4 years ago
- ☆11Jul 26, 2017Updated 8 years ago
- SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent☆27Jul 10, 2018Updated 7 years ago
- Auto build a MineCraft Hanging paintings by give a picture