hukenovs / blackman_harris_winLinks
Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CORDIC like as DDS (sine / cosine generator)
☆12Updated 4 years ago
Alternatives and similar repositories for blackman_harris_win
Users that are interested in blackman_harris_win are comparing it to the libraries listed below
Sorting:
- Repository containing the DSP gateware cores☆13Updated this week
- VHDL Library for implementing common DSP functionality.☆29Updated 6 years ago
- an sata controller using smallest resource.☆16Updated 11 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- ☆17Updated 4 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆22Updated 4 years ago
- Creation of a AXI Master and Yocto device driver for Zynq, using High Level Synthesis (HLS) techniques.☆14Updated 10 years ago
- GSI Timing Gateware and Tools☆14Updated this week
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆30Updated last year
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- ☆10Updated 8 years ago
- ☆30Updated 4 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Artix7 SOM☆18Updated 10 months ago
- LiteX-based gateware for LimeSDR boards.☆14Updated 3 weeks ago
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- Digital FM Radio Receiver for FPGA☆61Updated 9 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆29Updated 8 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 5 months ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆19Updated 10 years ago
- The implementation of AD9371 on KC705☆20Updated last month
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- VHDL PCIe Transceiver☆28Updated 5 years ago
- ☆20Updated 3 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Projects using the Sipeed Tang Primer FPGA development board☆14Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week