hukenovs / blackman_harris_win
Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CORDIC like as DDS (sine / cosine generator)
☆11Updated 4 years ago
Alternatives and similar repositories for blackman_harris_win:
Users that are interested in blackman_harris_win are comparing it to the libraries listed below
- Artix7 SOM☆17Updated 6 months ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Repository containing the DSP gateware cores☆12Updated 6 months ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆27Updated last year
- ☆17Updated 4 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆21Updated 3 years ago
- an sata controller using smallest resource.☆15Updated 11 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- ☆20Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆18Updated last year
- FPGA firmware for FPGA radio baseband board. Scroll down for README.☆16Updated 5 years ago
- Projects using the Sipeed Tang Primer FPGA development board☆14Updated 4 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆20Updated 5 years ago
- VHDL Modules☆24Updated 10 years ago
- 4-Layer XC7Z010 DDR3 Layout☆15Updated 3 years ago
- Verilog IP Cores & Tests☆13Updated 6 years ago
- ☆30Updated 4 years ago
- X Band Transmitter☆17Updated 6 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆13Updated 11 months ago
- PulseRain FP51-1T MCU core☆9Updated 7 years ago
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆14Updated 2 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- ECP5 FPGA DEV BOARD☆9Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆23Updated 3 years ago