hukenovs / blackman_harris_winLinks
Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CORDIC like as DDS (sine / cosine generator)
☆12Updated 5 years ago
Alternatives and similar repositories for blackman_harris_win
Users that are interested in blackman_harris_win are comparing it to the libraries listed below
Sorting:
- Creation of a AXI Master and Yocto device driver for Zynq, using High Level Synthesis (HLS) techniques.☆13Updated 10 years ago
- Time to Digital Converter (TDC)☆36Updated 5 years ago
- Repository containing the DSP gateware cores☆14Updated last month
- VHDL functional blocks with their simulations and test sequences☆20Updated 2 weeks ago
- ☆20Updated 3 years ago
- UART to AXI Stream interface written in VHDL☆18Updated 3 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 3 years ago
- Verilog modules for software-defined radio.☆18Updated 13 years ago
- GSI Timing Gateware and Tools☆14Updated this week
- A ZipCPU based demonstration of the MAX1000 FPGA board☆23Updated 4 years ago
- an sata controller using smallest resource.☆17Updated 11 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Updated 7 years ago
- A collection of Opal Kelly provided design resources☆17Updated 2 months ago
- Artix7 SOM☆18Updated last year
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 2 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆37Updated last year
- Verilog IP Cores & Tests☆13Updated 7 years ago
- ☆18Updated 5 years ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Updated this week
- VHDL Library for implementing common DSP functionality.☆30Updated 7 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- Xilinx Virtual Cable Daemon☆20Updated 6 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆29Updated 9 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 7 years ago
- Projects published on controlpaths.com and hackster.io☆42Updated 3 years ago
- Triple Modular Redundancy☆28Updated 6 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 10 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago