Implementation of a 2D Convolutional Filter using VHDL for FPGAs.
☆15Aug 21, 2022Updated 3 years ago
Alternatives and similar repositories for Image-Conv-VHDL
Users that are interested in Image-Conv-VHDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A 2D convolution hardware implementation written in Verilog☆53Dec 21, 2020Updated 5 years ago
- Create speaker voiceprints from a few seconds of audio. And, identify individuals in real-time streaming or recorded conversations.☆15Feb 4, 2019Updated 7 years ago
- ☆14Oct 3, 2023Updated 2 years ago
- Automatically exported from code.google.com/p/stm32-mp3player☆12Mar 27, 2015Updated 11 years ago
- High Throughput Image Filters on FPGAs☆14Oct 17, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ISP☆13Nov 25, 2023Updated 2 years ago
- ☆15May 13, 2026Updated last week
- ☆11Jan 1, 2019Updated 7 years ago
- ☆11Feb 28, 2016Updated 10 years ago
- High Dynamic Range imaging with Altera DE2-115.☆14Mar 1, 2021Updated 5 years ago
- ZedBoard Bare Metal examples☆22Dec 3, 2020Updated 5 years ago
- VHDL description of the custom Demolicious GPU. Built during a single semester at NTNU☆39Jan 31, 2017Updated 9 years ago
- Serious Scavenger Hunt is a free, open source web applicaiton for building, running and managing great scavenger hunts.☆20Sep 10, 2024Updated last year
- HW and SW based implementation of Canny Edge Detection Algorithm.☆12Jan 15, 2018Updated 8 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Hardware implementation of HDR image producing algorithm☆16Sep 30, 2022Updated 3 years ago
- A verilog implementation of MIPS ISA.☆18Jul 7, 2019Updated 6 years ago
- Latex template for VNU-UET Student thesis in Vietnamese.☆14Mar 18, 2023Updated 3 years ago
- Projects in C/C++ for STM32F103C8T6, STM32F030F4P6 and STM32F746ZGT6 32-bit ARM Microcontrollers☆11Feb 3, 2026Updated 3 months ago
- My Altium Libraly, created by Khuenguyencreator.com☆16Sep 22, 2025Updated 8 months ago
- A 16-bit computer implemented with Logisim (logical circuit simulator).☆20May 10, 2021Updated 5 years ago
- ☆17Jan 24, 2018Updated 8 years ago
- Edge Impulse firmware for the SiLabs Thunderboard Sense 2☆12May 6, 2026Updated 2 weeks ago
- This repository contains Embedded Linux kernel source code for Xilinx devices.☆25Aug 19, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Sobel is first order or gradient based edge operator for images and it is implemented using verilog.☆14Dec 16, 2020Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Feb 28, 2021Updated 5 years ago
- Object Detection and Tracking in Street View Imagery using YOLOv3 and DeepSORT.☆13Jun 20, 2022Updated 3 years ago
- compute entropy of an image, text; encode/decode text with huffman coding, LZW, LZ77; quantizatize image, signal☆10Apr 17, 2017Updated 9 years ago
- Simple STM32 oximeter based on MAX30102 ad SSD1306 Display☆13Aug 5, 2020Updated 5 years ago
- ☆15Feb 13, 2021Updated 5 years ago
- deep learning based object detection using YOLOv3 with OpenCV☆13Jul 21, 2020Updated 5 years ago
- SerialTool based on Pyqt5 、Pyqtgraph、Python3☆18Sep 19, 2020Updated 5 years ago
- Remote source nodes for NNStreamer pipelines without GStreamer dependencies☆17Mar 11, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Tutorial for Vitis AI using the Sign Language MNIST☆17Apr 12, 2023Updated 3 years ago
- baremetal experiments on raspberypi3 and esp8266☆10Dec 28, 2019Updated 6 years ago
- Dhyara is a ESP-IDF component for Mobile Ad-Hoc Networks on the top of ESP NOW.☆20Dec 20, 2021Updated 4 years ago
- Implementation of Canny Edge Detection on Cyclone IV. To run project you need Quartus and ModelSim.☆15Mar 29, 2020Updated 6 years ago
- ☆10Dec 12, 2021Updated 4 years ago
- TRIAC Controller Heater with PID Control System