Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.
☆99Jan 31, 2023Updated 3 years ago
Alternatives and similar repositories for intfftk
Users that are interested in intfftk are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆62Jul 5, 2022Updated 4 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆136Feb 11, 2021Updated 5 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 6 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 8 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆269Apr 18, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated 2 years ago
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 8 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Examples, projects and free modules for Cyclone IV (Omdazz)☆10Apr 26, 2022Updated 4 years ago
- this folder contains different algorithms implemented on FPGA☆13Dec 30, 2023Updated 2 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 6 years ago
- Репозиторий канала Verification For All☆16Oct 4, 2026Updated 3 weeks ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- EECS 470 Final Project☆11Apr 22, 2013Updated 13 years ago
- synthesizable FFT IP block for FPGA designs☆33Apr 16, 2019Updated 7 years ago
- audio DSP applications using zynq/zed boards☆24Jul 24, 2020Updated 6 years ago
- Realtime audio DSP on the ZyBo☆10Jan 25, 2016Updated 10 years ago
- Griffinfly is COSIC's submission to the ZPRIZE competition under the category, Accelerating NTT Operations on an FPGA by Michiel Van Beir…☆11Feb 13, 2023Updated 3 years ago
- The source code for the XTRX FPGA image☆17Nov 19, 2022Updated 3 years ago
- 2d Images processing system with FPGA (Zynq 7k) from two dragster linescanner (DR-2k-7)☆13Sep 15, 2017Updated 9 years ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- Collection of hardware description languages writings and code snippets☆31Jan 29, 2015Updated 11 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- VHDL PCIe Transceiver☆36Jul 2, 2020Updated 6 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- TCL scripts for FPGA (Xilinx)☆36Jul 5, 2022Updated 4 years ago
- RFNoC out-of-tree module for a channelizer☆17Mar 14, 2018Updated 8 years ago
- open-source SDKs for the SCR1 core☆81Nov 15, 2024Updated last year
- Audio mixer for Zynq-7000☆12Sep 7, 2018Updated 8 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 7 years ago
- A website and Python library for determining if two logical statements are equivalent. Uses VHDL syntax and logical operators.☆14Feb 24, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Repository gathering basic modules for CDC purpose☆64Dec 31, 2019Updated 6 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 7 years ago
- ☆11Dec 9, 2023Updated 2 years ago
- Synthesizable FIR filters in VHDL☆16Jul 19, 2019Updated 7 years ago
- JESD204B core for Migen/MiSoC☆37May 5, 2021Updated 5 years ago
- Skeletal repository for GNU Radio WBFM implementation on Pynq board☆13Jun 15, 2017Updated 9 years ago