hukenovs / intfftkLinks
Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.
☆87Updated 2 years ago
Alternatives and similar repositories for intfftk
Users that are interested in intfftk are comparing it to the libraries listed below
Sorting:
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆120Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆93Updated 5 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆110Updated 8 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated this week
- A series of CORDIC related projects☆115Updated 11 months ago
- I2C Master Verilog module☆34Updated 4 months ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆61Updated 3 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆96Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆74Updated 3 years ago
- A collection of demonstration digital filters☆156Updated last year
- DPLL for phase-locking to 1PPS signal☆32Updated 9 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆248Updated last year
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Digital Interpolation Techniques Applied to Digital Signal Processing☆64Updated last year
- JESD204b modules in VHDL☆30Updated 6 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆64Updated 2 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Control and Status Register map generator for HDL projects☆128Updated 4 months ago
- Verilog wishbone components☆119Updated last year
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated 4 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆179Updated last year
- Simple UART controller for FPGA written in VHDL☆103Updated 4 years ago
- Verilog modules required to get the OV7670 camera working☆74Updated 7 years ago