hukenovs / intfftkLinks
Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.
☆87Updated 2 years ago
Alternatives and similar repositories for intfftk
Users that are interested in intfftk are comparing it to the libraries listed below
Sorting:
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆113Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- JESD204b modules in VHDL☆30Updated 6 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆45Updated 4 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆59Updated 2 years ago
- I2C Master Verilog module☆34Updated this week
- DPLL for phase-locking to 1PPS signal☆32Updated 8 years ago
- Control and Status Register map generator for HDL projects☆116Updated last week
- Verilog digital signal processing components☆139Updated 2 years ago
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- A series of CORDIC related projects☆106Updated 6 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆65Updated 3 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- A collection of demonstration digital filters☆152Updated last year
- A configurable C++ generator of pipelined Verilog FFT cores☆240Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- Basic USB-CDC device core (Verilog)☆78Updated 4 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 months ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆96Updated 8 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆60Updated this week
- IEEE P1735 decryptor for VHDL☆32Updated 9 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆48Updated 3 weeks ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated 2 weeks ago