hukenovs / intfftkLinks
Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.
☆88Updated 2 years ago
Alternatives and similar repositories for intfftk
Users that are interested in intfftk are comparing it to the libraries listed below
Sorting:
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆116Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆107Updated last year
- A collection of demonstration digital filters☆155Updated last year
- DPLL for phase-locking to 1PPS signal☆32Updated 9 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆245Updated last year
- Extensible FPGA control platform☆62Updated 2 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆63Updated 3 weeks ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆109Updated 8 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆92Updated last year
- Verilog wishbone components☆117Updated last year
- A series of CORDIC related projects☆110Updated 8 months ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆69Updated 7 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆60Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆44Updated 3 years ago
- Verilog digital signal processing components☆148Updated 2 years ago
- I2C Master Verilog module☆35Updated 2 months ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 7 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆83Updated last year
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- Control and Status Register map generator for HDL projects☆121Updated 2 months ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- ☆135Updated 8 months ago
- VHDL library 4 FPGAs☆180Updated this week
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- VHDL PCIe Transceiver☆29Updated 5 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆72Updated 3 years ago