hukenovs / intfftk
Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.
☆85Updated 2 years ago
Alternatives and similar repositories for intfftk:
Users that are interested in intfftk are comparing it to the libraries listed below
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆113Updated 4 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆58Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- Extensible FPGA control platform☆60Updated 2 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆45Updated 3 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 2 months ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆62Updated 2 years ago
- Verilog digital signal processing components☆133Updated 2 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆63Updated 3 years ago
- ☆66Updated 3 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆56Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆74Updated 2 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆96Updated 8 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 3 years ago
- I2C Master Verilog module☆33Updated last month
- ☆41Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- ☆33Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆80Updated 2 years ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- Control and Status Register map generator for HDL projects☆116Updated this week
- IEEE P1735 decryptor for VHDL☆31Updated 9 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago