FernandoGuiomar / CPR_VHDLLinks
VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems
☆15Updated 4 years ago
Alternatives and similar repositories for CPR_VHDL
Users that are interested in CPR_VHDL are comparing it to the libraries listed below
Sorting:
- A project demonstrate how to config ad9361 to TX mode☆11Updated 6 years ago
- Miniature 8GHz FMCW Radar☆12Updated 9 years ago
- IEEE 802.16 OFDM-based transceiver system☆28Updated 6 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆30Updated 3 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- My code repositry for common use.☆23Updated 3 years ago
- 利用ZYNQ7020实现SAR数据采集系统,其中包含硬件设计代码、上位机、测试程序。☆11Updated 8 months ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆47Updated last year
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆10Updated 9 years ago
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆14Updated 2 years ago
- Playground for implementing LDPC codes on FPGA☆17Updated 2 years ago
- Baseband Receiver IP for GPS like DSSS signals☆39Updated 5 years ago
- IEEE 802.11 OFDM-based transceiver system☆38Updated 7 years ago
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆17Updated 11 years ago
- Turbo coder and decoder☆12Updated 2 years ago
- MATLAB toolbox for ADI high speed converter products☆27Updated 3 months ago
- The source codes of the fast x86 LDPC decoder published☆28Updated 5 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆11Updated 3 years ago
- 用Verilog语言编写,实现2FSK,2PSK, 2DPSK, QPSK调制解调☆41Updated 6 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- The implementation of AD9371 on KC705☆20Updated 4 months ago
- Using Software Designed Radio to transmit LTE downlink signals at 2.4 GHz☆45Updated 6 years ago
- VHDL functional blocks with their simulations and test sequences☆20Updated last week
- Fractional interpolation using a Farrow structure☆10Updated 2 years ago
- Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the …☆18Updated 8 years ago
- Verilog library of EPC Gen-2 RFID Tag Baseband Processor for IC and FPGA designers☆37Updated 3 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago
- An attempt to synthesize GPS signals in FPGA logic.☆20Updated last year
- LDPC decoders for ARM processor☆11Updated 4 years ago
- MATLAB-based FIR filter design☆60Updated last year