FernandoGuiomar / CPR_VHDLLinks
VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems
☆15Updated 4 years ago
Alternatives and similar repositories for CPR_VHDL
Users that are interested in CPR_VHDL are comparing it to the libraries listed below
Sorting:
- A project demonstrate how to config ad9361 to TX mode☆11Updated 6 years ago
- IEEE 802.16 OFDM-based transceiver system☆26Updated 6 years ago
- Miniature 8GHz FMCW Radar☆11Updated 9 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆30Updated 3 years ago
- MATLAB toolbox for ADI high speed converter products☆27Updated 2 months ago
- 利用ZYNQ7020实现SAR数据采集系统,其中包含硬件设计代码、上位机、测试程序。☆12Updated 6 months ago
- VHDL functional blocks with their simulations and test sequences☆20Updated last week
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆14Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆41Updated 11 months ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆12Updated 5 years ago
- MATLAB-based FIR filter design☆60Updated last year
- LDPC decoders for ARM processor☆11Updated 4 years ago
- The implementation of AD9371 on KC705☆21Updated 3 months ago
- My code repositry for common use.☆23Updated 3 years ago
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆17Updated 11 years ago
- MATLAB toolbox for ADI transceiver products☆62Updated 5 months ago
- Using Software Designed Radio to transmit LTE downlink signals at 2.4 GHz☆45Updated 6 years ago
- Using Software Designed Radio to transmit & receive FM signal☆45Updated 7 years ago
- ☆14Updated 7 years ago
- Playground for implementing LDPC codes on FPGA☆17Updated 2 years ago
- Verilog library of EPC Gen-2 RFID Tag Baseband Processor for IC and FPGA designers☆36Updated 3 years ago
- IEEE 802.11 OFDM-based transceiver system☆36Updated 7 years ago
- Lime Adaptive Digital Predistortion☆26Updated last year
- An attempt to synthesize GPS signals in FPGA logic.☆20Updated last year
- The source codes of the fast x86 LDPC decoder published☆28Updated 4 years ago
- Repository containing the DSP gateware cores☆13Updated last week
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆10Updated 8 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- A USRP B200 compatible GPSDO board with the u-blox LEA-M8F☆17Updated 9 years ago