FernandoGuiomar / CPR_VHDLLinks
VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems
☆15Updated 4 years ago
Alternatives and similar repositories for CPR_VHDL
Users that are interested in CPR_VHDL are comparing it to the libraries listed below
Sorting:
- A project demonstrate how to config ad9361 to TX mode☆11Updated 6 years ago
- IEEE 802.16 OFDM-based transceiver system☆26Updated 6 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆30Updated 3 years ago
- Miniature 8GHz FMCW Radar☆11Updated 9 years ago
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆10Updated 8 years ago
- 利用ZYNQ7020实现SAR数据采集系统,其中包含硬件设计代码、上位机、测试程序。☆12Updated 6 months ago
- My code repositry for common use.☆23Updated 3 years ago
- The implementation of AD9371 on KC705☆21Updated 2 months ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- Playground for implementing LDPC codes on FPGA☆16Updated 2 years ago
- VHDL functional blocks with their simulations and test sequences☆20Updated last week
- IEEE 802.11 OFDM-based transceiver system☆35Updated 7 years ago
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆14Updated 2 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆12Updated 5 years ago
- Baseband Receiver IP for GPS like DSSS signals☆39Updated 5 years ago
- Verilog library of EPC Gen-2 RFID Tag Baseband Processor for IC and FPGA designers☆36Updated 3 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆40Updated 10 months ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆17Updated 11 years ago
- Repository containing the DSP gateware cores☆13Updated last week
- An attempt to synthesize GPS signals in FPGA logic.☆20Updated last year
- Using Software Designed Radio to transmit & receive FM signal☆46Updated 7 years ago
- Using Software Designed Radio to transmit LTE downlink signals at 2.4 GHz☆44Updated 6 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Updated last month
- 用Verilog语言编写,实现2FSK,2PSK, 2DPSK, QPSK调制解调☆41Updated 6 years ago
- MATLAB toolbox for ADI transceiver products☆63Updated 5 months ago
- FPGA for uSDR☆17Updated 4 months ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- LDPC decoders for ARM processor☆11Updated 4 years ago
- VHDL codes to generate GPS L1 C/A and Galileo E1OS and E5 PRNs and dataless signals. Secondary codes not included.☆30Updated 6 years ago