FernandoGuiomar / CPR_VHDLLinks
VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems
☆14Updated 4 years ago
Alternatives and similar repositories for CPR_VHDL
Users that are interested in CPR_VHDL are comparing it to the libraries listed below
Sorting:
- Playground for implementing LDPC codes on FPGA☆16Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Updated 6 years ago
- IEEE 802.16 OFDM-based transceiver system☆25Updated 5 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆27Updated 3 years ago
- Miniature 8GHz FMCW Radar☆11Updated 9 years ago
- Repository containing the DSP gateware cores☆13Updated this week
- polar codes encoding and successive cancellation decoding in matlab.☆19Updated 7 years ago
- My code repositry for common use.☆22Updated 3 years ago
- 利用ZYNQ7020实现SAR数据采集系统,其中包含硬件设计代码、上位机、测试程序。☆12Updated 4 months ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Updated last month
- The implementation of AD9371 on KC705☆20Updated last month
- Using Software Designed Radio to transmit & receive FM signal☆46Updated 7 years ago
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆14Updated 2 years ago
- VHDL functional blocks with their simulations and test sequences☆21Updated this week
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆17Updated 11 years ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- LWDO-SDR - experimental LF/VLF SDR timing receiver☆12Updated 3 years ago
- Verilog library of EPC Gen-2 RFID Tag Baseband Processor for IC and FPGA designers☆35Updated 3 years ago
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆10Updated 8 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- Turbo coder and decoder☆13Updated last year
- Dual-Mode PSK Transceiver on SDR With FPGA☆38Updated 9 months ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆12Updated 4 years ago
- ☆14Updated 7 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 4 years ago
- Lime Adaptive Digital Predistortion☆25Updated last year
- Hey guys this the project where i have implemented the Kalman filter for MPPT for solar PV module☆19Updated 7 years ago
- SpaceVNX (VITA 74.4) carrier based on Zynq-7000.☆13Updated 2 years ago