VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems
☆16Dec 6, 2020Updated 5 years ago
Alternatives and similar repositories for CPR_VHDL
Users that are interested in CPR_VHDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Polarization Demultiplexing for Optical Communication Systems☆16Apr 20, 2023Updated 3 years ago
- ☆34Jun 11, 2021Updated 5 years ago
- Optical Fiber Communication lab/experiments processing scripts☆36Nov 11, 2018Updated 7 years ago
- Processing functions for Fiber Optic Distributed Sensing (FODS) data.☆23May 9, 2023Updated 3 years ago
- ☆46Nov 10, 2019Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- Scripts, classes and functions related to Optical Wireless Communication☆15May 18, 2020Updated 6 years ago
- Previous researches have provided mathematical models of vertical cavity surface emitting LASER’s (VCSEL’s) that evaluated the effect of …☆12Oct 23, 2020Updated 6 years ago
- This repo provides an implementation of a Variational Autoencoder (VAE) based equalizer. This includes a simulation environment with an A…☆32Jun 15, 2022Updated 4 years ago
- ☆18Jul 20, 2019Updated 7 years ago
- Mechanical models and drawings of Xilinx VCU1525 board, heatsink and other hardware.☆10Dec 7, 2018Updated 7 years ago
- Numerical simulation platform to evaluate the performances of a 480 Gb/s optical coherent communication system using different advanced t…☆12Sep 2, 2020Updated 6 years ago
- A matlab coding framework and component library for simulation and experimental analysis of optical communication systems☆71Jun 14, 2019Updated 7 years ago
- Maximum likelihood sequence estimation (MLSE) using the Viterbi algorithm☆18Feb 5, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- EMVLogger is an open-source tool for testing and analyzing EMV chip cards and transaction logs using a comprehensive EMV Kernel Library. …☆13Jun 15, 2024Updated 2 years ago
- +/- 4.8V ultra low noise 80mA powersupply for high performance operational amplifiers☆21Aug 9, 2022Updated 4 years ago
- ZXing Zebra Crossing barcode library for ESP32CAM☆12Sep 20, 2026Updated last month
- Phased Array Radar☆14Aug 15, 2012Updated 14 years ago
- MBD FOC control using a SMO observer based on microchip model.☆11Apr 28, 2023Updated 3 years ago
- A few tools for doing video processing on the Zybo FPGA board using VHDL☆11Jun 6, 2017Updated 9 years ago
- Developing controller firmware for inverter-based microgrids.☆13Dec 12, 2018Updated 7 years ago
- jose Chess Database☆15Jun 8, 2026Updated 4 months ago
- VHDL codes to generate GPS L1 C/A and Galileo E1OS and E5 PRNs and dataless signals. Secondary codes not included.☆34Feb 22, 2019Updated 7 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- equalizer code☆75Dec 29, 2023Updated 2 years ago
- 一个基于SO3 和优化框架思想的Extend Kalman Filter☆11Dec 3, 2021Updated 4 years ago
- ☆10Feb 19, 2015Updated 11 years ago
- Open-source KNXnet/IP firmware for the busware TUL sticks (ESP32-C3/C6, NCN5130): tunneling and routing, up to 10 tunnels. Not an end pro…☆16Oct 26, 2026Updated last week
- IPM Motor Simulator for use with OpenInverter FOC build of stm32-sine☆12Sep 20, 2023Updated 3 years ago
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- ☆12Jul 20, 2015Updated 11 years ago
- Tools for plotting Extrinsic Information Transfer (EXIT) charts in Matlab☆16Aug 17, 2022Updated 4 years ago
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆11Oct 7, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- Try to open source the grid tie solar inverter SMA Sunny Boy SB2500☆11Sep 5, 2022Updated 4 years ago
- FPGA configuration and verilog source code for the S.U.R.F.E.R. MAX10 10M02 FPGA☆12Sep 19, 2021Updated 5 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 4 years ago
- Numerical simulation platform to evaluate the perfomances of a 480 Gb/s optical coherent communication system using different advanced te…☆51Sep 2, 2020Updated 6 years ago
- ☆10Dec 28, 2021Updated 4 years ago
- Sensorless FOC using MRAS-based observer on the STMicroelectronics EVSPIN32G4 board.☆13May 24, 2024Updated 2 years ago