FernandoGuiomar / CPR_VHDL
VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems
☆14Updated 4 years ago
Alternatives and similar repositories for CPR_VHDL:
Users that are interested in CPR_VHDL are comparing it to the libraries listed below
- A project demonstrate how to config ad9361 to TX mode☆11Updated 6 years ago
- IEEE 802.16 OFDM-based transceiver system☆23Updated 5 years ago
- Playground for implementing LDPC codes on FPGA☆15Updated 2 years ago
- Miniature 8GHz FMCW Radar☆11Updated 9 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆18Updated 12 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆28Updated 5 months ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆26Updated 3 years ago
- The source codes of the fast x86 LDPC decoder published☆26Updated 4 years ago
- My code repositry for common use.☆22Updated 3 years ago
- Repository containing the DSP gateware cores☆12Updated 6 months ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 4 years ago
- LDPC decoders for ARM processor☆11Updated 3 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated last week
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆10Updated 8 years ago
- Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the …☆17Updated 8 years ago
- FPGA firmware for FPGA radio baseband board. Scroll down for README.☆16Updated 5 years ago
- Using Software Designed Radio to transmit & receive FM signal☆44Updated 7 years ago
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆11Updated last year
- Using Software Designed Radio to transmit LTE downlink signals at 2.4 GHz☆42Updated 5 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- A USRP B200 compatible GPSDO board with the u-blox LEA-M8F☆14Updated 8 years ago
- Algebraic methods for construction QC-LDPC and cyclic LDPC LDGM EG-LDPC source codes☆13Updated 4 months ago
- ☆15Updated 2 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- USB-PD-3.1-Verilog☆12Updated 11 months ago
- Extended Min-Sum decoder of NB-LDPC codes. Complexity reduction of MS using truncated low values LLRs☆11Updated last year
- MATLAB toolbox for ADI high speed converter products☆21Updated 3 weeks ago
- ☆13Updated 7 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆24Updated 7 years ago
- Verilog实现OFDM基带☆42Updated 9 years ago