FernandoGuiomar / CPR_VHDL
VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems
☆14Updated 4 years ago
Alternatives and similar repositories for CPR_VHDL
Users that are interested in CPR_VHDL are comparing it to the libraries listed below
Sorting:
- Playground for implementing LDPC codes on FPGA☆16Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Updated 6 years ago
- IEEE 802.16 OFDM-based transceiver system☆23Updated 5 years ago
- Miniature 8GHz FMCW Radar☆11Updated 9 years ago
- Repository containing the DSP gateware cores☆13Updated 7 months ago
- 利用ZYNQ7020实现SAR数据采集系统,其中包含硬件设计代码、上位机、测试程序。☆11Updated 2 months ago
- My code repositry for common use.☆22Updated 3 years ago
- The source codes of the fast x86 LDPC decoder published☆26Updated 4 years ago
- LDPC decoders for ARM processor☆11Updated 3 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 4 years ago
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆18Updated 12 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated last month
- Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the …☆17Updated 8 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Updated 3 years ago
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆13Updated 2 years ago
- ☆13Updated 7 years ago
- polar codes encoding and successive cancellation decoding in matlab.☆19Updated 7 years ago
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆10Updated 8 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆30Updated 7 months ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- Algebraic methods for construction QC-LDPC and cyclic LDPC LDGM EG-LDPC source codes☆14Updated 5 months ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆11Updated 4 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆11Updated 2 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆27Updated 3 years ago
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆17Updated 11 years ago
- OFDM implemented in MATLAB for USRP radios with MAC Layer☆44Updated 11 years ago
- Implementation of the DVBS2 standard using Matlab☆14Updated 7 years ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 5 years ago