synthesizable FFT IP block for FPGA designs
☆33Apr 16, 2019Updated 7 years ago
Alternatives and similar repositories for fft
Users that are interested in fft are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆136Feb 11, 2021Updated 5 years ago
- Synthesizable FIR filters in VHDL☆16Jul 19, 2019Updated 7 years ago
- HDL Obfuscator☆13May 13, 2021Updated 5 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆62Jul 5, 2022Updated 4 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 6 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆98Jan 31, 2023Updated 3 years ago
- Collection of projects for various FPGA development boards☆48May 13, 2024Updated 2 years ago
- Assorted connector footprints☆12Dec 5, 2017Updated 8 years ago
- A vehicle inclinometer made with Arduino and an LCD display☆14Sep 24, 2013Updated 12 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 7 years ago
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 7 years ago
- GSI Timing Gateware and Tools☆14Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆23Oct 22, 2019Updated 6 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 11 months ago
- TCL scripts for FPGA (Xilinx)☆36Jul 5, 2022Updated 4 years ago
- Griffinfly is COSIC's submission to the ZPRIZE competition under the category, Accelerating NTT Operations on an FPGA by Michiel Van Beir…☆11Feb 13, 2023Updated 3 years ago
- Python classes to create agnostic wave files for HDL simulator viewer☆14Updated this week
- Implementation of a neuron and 2 neuronal networks in vhdl☆17Mar 31, 2017Updated 9 years ago
- A breakout board for FPGA Mezzanine Card (FMC) Low-pin count connectors.☆23Apr 24, 2019Updated 7 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- FPU Generator☆21Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Jun 22, 2021Updated 5 years ago
- LLM-Aided FPGA Design and Debug Flow☆42Aug 1, 2025Updated last year
- A minimal, open-source Image Signal Processor (ISP) for AMD FPGA, implemented in Verilog.☆131Sep 1, 2026Updated 2 weeks ago
- Set of scripts for managing Vitis workspaces with git.☆15Dec 17, 2025Updated 9 months ago
- A FRONTEND Interfaces compliant device for the USRP that requires the UHD host code and supporting libraries to be installed☆17Sep 7, 2018Updated 8 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆19Aug 28, 2019Updated 7 years ago
- VUnit test explorer for VSCode☆12Dec 30, 2022Updated 3 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆85Feb 8, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Static Server☆20Jun 25, 2026Updated 2 months ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- ☆31Jan 23, 2021Updated 5 years ago
- A Sphinx domain providing VHDL language support.☆21Jul 11, 2026Updated 2 months ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 4 years ago
- Interactions between developers and auditors☆12Jan 30, 2024Updated 2 years ago
- UDP-IP stack accelerator and is able to send and receive data through Ethernet link☆52Nov 3, 2025Updated 10 months ago