synthesizable FFT IP block for FPGA designs
☆33Apr 16, 2019Updated 7 years ago
Alternatives and similar repositories for fft
Users that are interested in fft are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆136Feb 11, 2021Updated 5 years ago
- Synthesizable FIR filters in VHDL☆15Jul 19, 2019Updated 7 years ago
- HDL Obfuscator☆12May 13, 2021Updated 5 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆62Jul 5, 2022Updated 4 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ROS 2 package examples demonstrating the use of hardware acceleration.☆49May 30, 2025Updated last year
- Using an Altera DE10-Lite FPGA development board to simulate an FFT processor. Audio input frequencies will be visualized onto a VGA disp…☆17May 5, 2020Updated 6 years ago
- Collection of projects for various FPGA development boards☆48May 13, 2024Updated 2 years ago
- Assorted connector footprints☆12Dec 5, 2017Updated 8 years ago
- Track a random object to move the mouse or control a game☆13Nov 28, 2012Updated 13 years ago
- ☆12Mar 1, 2021Updated 5 years ago
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- buzzword-powered blackjack game☆12Jan 21, 2009Updated 17 years ago
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- VHDL formatter web online written in typescript☆58Jan 6, 2023Updated 3 years ago
- 1.SAR Image Geo-Correction Algorithm Based on Range-Doppler Equation （C++）;2.Branch Cuts Phase Unwarping （MATLAB）☆17Jun 26, 2019Updated 7 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- GSI Timing Gateware and Tools☆14Updated this week
- opencv python script for face detection and recognition, people detection and more☆14Dec 20, 2016Updated 9 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆23Oct 22, 2019Updated 6 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 10 months ago
- ☆11Nov 21, 2015Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- TCL scripts for FPGA (Xilinx)☆36Jul 5, 2022Updated 4 years ago
- Griffinfly is COSIC's submission to the ZPRIZE competition under the category, Accelerating NTT Operations on an FPGA by Michiel Van Beir…☆11Feb 13, 2023Updated 3 years ago
- This is solution contain source code for face detection as well as eye detection in opencv.☆13Dec 8, 2014Updated 11 years ago
- Web UI for leansdr on embedded platforms☆12Feb 11, 2018Updated 8 years ago
- Python classes to create agnostic wave files for HDL simulator viewer☆13Aug 5, 2026Updated last week
- A breakout board for FPGA Mezzanine Card (FMC) Low-pin count connectors.☆23Apr 24, 2019Updated 7 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- ☆10Nov 13, 2023Updated 2 years ago
- FPU Generator☆20Jul 16, 2026Updated 3 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Jun 22, 2021Updated 5 years ago
- LLM-Aided FPGA Design and Debug Flow☆40Aug 1, 2025Updated last year
- ☆22Jun 21, 2016Updated 10 years ago
- A FRONTEND Interfaces compliant device for the USRP that requires the UHD host code and supporting libraries to be installed☆17Sep 7, 2018Updated 7 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- VUnit test explorer for VSCode☆12Dec 30, 2022Updated 3 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆85Feb 8, 2020Updated 6 years ago