freecores/udp_ip__core external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

freecores/udp_ip__core

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/freecores/udp_ip__core)

Close

freecores / udp_ip__coreView on GitHubMore

• External links
• Readme badge

UDP/IP Core

☆12Jul 17, 2014Updated 11 years ago

Alternatives and similar repositories for udp_ip__core

Users that are interested in udp_ip__core are comparing it to the libraries listed below

• freecores / fpu_double

  View on GitHub
  FPU Double VHDL
  ☆12Jul 17, 2014Updated 11 years ago
• OpenAutomationTechnologies / VHDL_IP-Cores

  View on GitHub
  ☆18Sep 16, 2020Updated 5 years ago
• s1s0 / toped

  View on GitHub
  Cross platform, open source IC layout editor
  ☆16Oct 26, 2025Updated 4 months ago
• tmeissner / vhdl_verification

  View on GitHub
  Examples and design pattern for VHDL verification
  ☆15Apr 10, 2016Updated 9 years ago
• iluvatar1 / ProgCPP-lectures-jupyter

  View on GitHub
  ☆11Feb 3, 2026Updated last month
• brouhaha / gpib

  View on GitHub
  IEEE-488 (GP-IB, HP-IB) synthesizable core in VHDL
  ☆19Jan 15, 2016Updated 10 years ago
• loxodes / phasenoise

  View on GitHub
  Prototype phase noise analyzer
  ☆21Nov 28, 2020Updated 5 years ago
• CospanDesign / vivado-ip-cores

  View on GitHub
  IP Cores that can be used within Vivado
  ☆27May 18, 2021Updated 4 years ago
• codeshaa / 16-bit-HDLC-using-VHDL

  View on GitHub
  High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.
  ☆29Dec 1, 2016Updated 9 years ago
• dan-rodrigues / pico-hx

  View on GitHub
  PCB combining Raspberry Pi Pico and iCE40 FPGA
  ☆31May 8, 2024Updated last year
• BBN-Q / VHDL-JESD204b

  View on GitHub
  JESD204b modules in VHDL
  ☆30Apr 18, 2019Updated 6 years ago
• magro732 / OpenRIO

  View on GitHub
  Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.
  ☆32Jun 8, 2017Updated 8 years ago
• freecores / pipelined_fft_256

  View on GitHub
  Pipelined FFT/IFFT 256 points processor
  ☆10Jul 17, 2014Updated 11 years ago
• freecores / turbo8051

  View on GitHub
  turbo 8051
  ☆30Aug 30, 2017Updated 8 years ago
• ShepardSiegel / ocpi

  View on GitHub
  Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!
  ☆25Oct 19, 2016Updated 9 years ago
• onichandame / epics-ioc-connection

  View on GitHub
  EPICS Channel Access for node.js
  ☆11Mar 10, 2021Updated 4 years ago
• sergev / pic32sim

  View on GitHub
  Simulator of pic32 microcontroller, based on OVPsim
  ☆16Jan 17, 2015Updated 11 years ago
• freecores / ethernet_tri_mode

  View on GitHub
  10_100_1000 Mbps tri-mode ethernet MAC
  ☆10Jul 17, 2014Updated 11 years ago
• andizimmerer / 1-wire-slave

  View on GitHub
  Generic slave implementation of the 1-wire protocol in C
  ☆13Mar 3, 2019Updated 7 years ago
• TheWrangler / PSTR17R5B

  View on GitHub
  使用DDS芯片AD9914产生线性扫频信号
  ☆12Dec 9, 2020Updated 5 years ago
• danomora / mpu6050-vhdl

  View on GitHub
  MPU6050 interface for fpga
  ☆10May 9, 2020Updated 5 years ago
• bernardo-andreeti / 6502

  View on GitHub
  VHDL description of 6502 processor with FPGA synthesis support.
  ☆35Jan 26, 2016Updated 10 years ago
• scilicet64 / robocode.py

  View on GitHub
  a programming game for Python based on Robocode and Turtle.py
  ☆12Jan 24, 2019Updated 7 years ago
• elpuri / argh2600

  View on GitHub
  VHDL implementation of an Atari 2600
  ☆12Sep 26, 2017Updated 8 years ago
• Yourigh / Rotary-encoder-VHDL-design

  View on GitHub
  VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.
  ☆13Mar 24, 2017Updated 8 years ago
• Laksen / FP-VISA

  View on GitHub
  VISA header conversion and VISA session component for Lazarus
  ☆10Sep 21, 2014Updated 11 years ago
• vincent-picaud / Joint_Baseline_PeakDeconv

  View on GitHub
  Linear MALDI-ToF simultaneous spectrum deconvolution and baseline removal
  ☆12Jan 23, 2020Updated 6 years ago
• rehsd / PC-65816

  View on GitHub
  PC based on 65816
  ☆16Jul 9, 2022Updated 3 years ago
• EverettQuebral / EQFocuser

  View on GitHub
  ASCOM Driver for EQ Focuser
  ☆13Oct 4, 2018Updated 7 years ago
• RTSYork / unvme-zynq

  View on GitHub
  User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)
  ☆11Sep 26, 2018Updated 7 years ago
• BeeHive-org / BeeHive

  View on GitHub
  BeeHive: a flexible open hardware platform for behavioural experiments
  ☆11Nov 28, 2025Updated 3 months ago
• OnionIoT / spi-gpio-driver

  View on GitHub
  [DEPRECATED] Driver to bit-bang SPI protocol through GPIOs
  ☆12Sep 18, 2017Updated 8 years ago
• strands-project / autonomous_patrolling

  View on GitHub
  Autonomous Patrolling
  ☆11Dec 12, 2017Updated 8 years ago
• cmgiven / gov-availability

  View on GitHub
  The availability of the government of the United States of America
  ☆142Nov 13, 2025Updated 3 months ago
• balamuruganky / waypoints_global_planner

  View on GitHub
  ROS Waypoints Global Planner
  ☆10Apr 7, 2025Updated 11 months ago
• mattbirman / Network-on-Chip-in-VHDL

  View on GitHub
  ☆20May 8, 2012Updated 13 years ago
• UniqueMR / Signal-Generator-Nexy4

  View on GitHub
  Signal generator designed with Nexy4 FPGA
  ☆13May 14, 2023Updated 2 years ago
• riscvarchive / riscv-zfinx

  View on GitHub
  ☆12Feb 15, 2024Updated 2 years ago
• frysztak / md5

  View on GitHub
  MD5 in VHDL
  ☆11Jan 4, 2017Updated 9 years ago