hukenovs / mathLinks
Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
☆30Updated 5 years ago
Alternatives and similar repositories for math
Users that are interested in math are comparing it to the libraries listed below
Sorting:
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆31Updated 8 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆12Updated 5 years ago
- Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…☆21Updated 7 years ago
- A simple and crude CIC filter implementation in Python3 for learning purposes☆22Updated 6 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆30Updated 3 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆64Updated last year
- Audio Signal Processing SoC☆18Updated 7 years ago
- IEEE 802.16 OFDM-based transceiver system☆27Updated 6 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- MATLAB-based FIR filter design☆60Updated last year
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆41Updated 2 years ago
- Fractional interpolation using a Farrow structure☆10Updated 2 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆61Updated 3 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆44Updated last year
- OscillatorIMP ecosystem FPGA IP sources☆27Updated 2 months ago
- development interface mil-std-1553b for system on chip☆23Updated 7 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- LiteX based FPGA gateware for Thunderscope.☆25Updated 3 weeks ago
- FPGA accelerator on GNU Radio and Zynq SoC☆15Updated 8 years ago
- My code repositry for common use.☆23Updated 3 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆110Updated 8 years ago
- MATLAB toolbox for ADI transceiver products☆62Updated 6 months ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆120Updated 4 years ago
- VHDL Modules☆24Updated 10 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- A digital Oscilloscope designed using Zedboard (Zynq7000Soc). The input signal is sample and processed using Zedboard and the sample dat…☆24Updated 5 years ago
- Using Software Designed Radio to transmit & receive FM signal☆47Updated 7 years ago
- The implementation of AD9371 on KC705☆21Updated 4 months ago