Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
☆31Aug 14, 2020Updated 5 years ago
Alternatives and similar repositories for math
Users that are interested in math are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 10 years ago
- Audio filtering with pyfda and cocotb☆12Sep 24, 2020Updated 5 years ago
- ☆12May 3, 2015Updated 10 years ago
- Low Frequency and Weak Signal Underwater Communications in GNU Radio.☆13Jun 27, 2020Updated 5 years ago
- Realtime audio DSP on the ZyBo☆10Jan 25, 2016Updated 10 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Polyphonic additive wheeltone synthesizer core☆18Oct 23, 2019Updated 6 years ago
- FIR filter implementation☆29Mar 19, 2020Updated 6 years ago
- MIDI synthesizer written in VHDL☆13Apr 3, 2012Updated 13 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- 关于CIC滤波器、ISOP补偿器、HB滤波器的相关Matlab仿真与FPGA工程☆14Dec 25, 2023Updated 2 years ago
- See YouTube Video: https://youtu.be/5smhhTKb3DM☆13Feb 21, 2021Updated 5 years ago
- Unterlagen zu den Vorlesungen "Digitale Signalverarbeitung (DSV)" und "DSV auf FPGAs"☆31Jun 14, 2024Updated last year
- Audio mixer for Zynq-7000☆12Sep 7, 2018Updated 7 years ago
- ☆18Jan 21, 2026Updated 2 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A collection of digital signal processing projects.☆51Apr 2, 2018Updated 7 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆32May 6, 2017Updated 8 years ago
- DVI to LVDS Verilog converter☆25Sep 3, 2016Updated 9 years ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 3 years ago
- Audio Signal Processing SoC☆20Mar 13, 2018Updated 8 years ago
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆17Mar 10, 2022Updated 4 years ago
- Python Digital signal processing (DSP) modules☆20Nov 6, 2020Updated 5 years ago
- A Custom STM32 board that runs on a battery with MCP73831 and is easily programmable with USB thanks to the CP2102 USB-to-UART chip.☆12Dec 21, 2023Updated 2 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆62Jul 5, 2022Updated 3 years ago
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆14Jan 27, 2016Updated 10 years ago
- audio DSP applications using zynq/zed boards☆20Jul 24, 2020Updated 5 years ago
- Building your own SDR DDC/DUC transceiver with DIY modules from aliexpress☆33Nov 11, 2019Updated 6 years ago
- MMDVModem for SDR apps - mmdvm firmware port for running on x86/ARM Linux☆30Nov 17, 2025Updated 4 months ago
- ⚙️ 基于 Zynq-7 全可编程 SoC 的设计☆39Dec 31, 2021Updated 4 years ago
- A collection of demonstration digital filters☆167Jan 18, 2024Updated 2 years ago
- FPGA-based FFT audio spectrum analyzer☆23Nov 19, 2017Updated 8 years ago
- Hardware Design: 16 channel analog control voltage shield for teensy 4.1; 8ch in / 8ch out; +-10V @ 16bits/sample;☆26Nov 8, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆88Jan 31, 2023Updated 3 years ago
- Build kivy app apk via buildozer on Travis-CI with docker...☆18Jan 5, 2019Updated 7 years ago
- ☆12Oct 23, 2023Updated 2 years ago
- This repository contains Design files for Various Base board Designed for Avnet Zynq Ultrascale+ FPGA SOC☆25Jun 21, 2025Updated 9 months ago
- Sample code for basic realtime audio applications with SDL2☆22Oct 13, 2023Updated 2 years ago
- This project will walk you through the importance of Fast Fourier Transform (FFT) which is one of the major computation techniques in the…☆25May 16, 2020Updated 5 years ago
- ☆11May 17, 2016Updated 9 years ago