Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
☆34Aug 14, 2020Updated 6 years ago
Alternatives and similar repositories for math
Users that are interested in math are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 11 years ago
- ☆12May 3, 2015Updated 11 years ago
- Low Frequency and Weak Signal Underwater Communications in GNU Radio.☆14Jun 27, 2020Updated 6 years ago
- Realtime audio DSP on the ZyBo☆10Jan 25, 2016Updated 10 years ago
- FIR filter implementation☆29Mar 19, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 6 years ago
- Using Python to simulate multipath fading channel☆34Aug 16, 2017Updated 9 years ago
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 7 years ago
- A collection of digital signal processing projects.☆54Apr 2, 2018Updated 8 years ago
- Audio mixer for Zynq-7000☆12Sep 7, 2018Updated 8 years ago
- Verilog (SystemVerilog) coding style☆42Jan 7, 2019Updated 7 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆33May 6, 2017Updated 9 years ago
- Audio Signal Processing SoC☆20Mar 13, 2018Updated 8 years ago
- ☆19Sep 9, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- DVI to LVDS Verilog converter☆25Sep 3, 2016Updated 10 years ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 4 years ago
- NRL model of bistatic sea surface radar reflectivity (2014) by Mital & Gregers-Hansen☆26Jan 22, 2025Updated last year
- libdspl-2.0 is opensource cross-platform digital signal processing algorithm library, written in C language.☆115Aug 27, 2025Updated last year
- C implementation of the CIC filter for decimation and interpolation.☆15Jul 9, 2020Updated 6 years ago
- FPGA based signal generator☆14Dec 25, 2023Updated 2 years ago
- FPGA-based FFT audio spectrum analyzer☆23Nov 19, 2017Updated 8 years ago
- A Custom STM32 board that runs on a battery with MCP73831 and is easily programmable with USB thanks to the CP2102 USB-to-UART chip.☆13Dec 21, 2023Updated 2 years ago
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆17Mar 10, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Upscaling satellite imagery using GAN by 4 times☆16Mar 14, 2022Updated 4 years ago
- 关于CIC滤波器、ISOP补偿器、HB滤波器的相关Matlab仿真与FPGA工程☆17Dec 25, 2023Updated 2 years ago
- Performed matched filter, windowing, and doppler processing on a radar data cube (9000 range bins x 256 pulses) to detect moving targets.☆25May 10, 2020Updated 6 years ago
- This project will walk you through the importance of Fast Fourier Transform (FFT) which is one of the major computation techniques in the…☆25May 16, 2020Updated 6 years ago
- 制取美味蟹堡☆15Dec 29, 2025Updated 8 months ago
- ⚙️ 基于 Zynq-7 全可编程 SoC 的设计☆40Dec 31, 2021Updated 4 years ago
- A toolbox for neuromorphic sensing in robotics.☆16Mar 18, 2021Updated 5 years ago
- audio DSP applications using zynq/zed boards☆24Jul 24, 2020Updated 6 years ago
- Sample code for basic realtime audio applications with SDL2☆22Oct 13, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆98Jan 31, 2023Updated 3 years ago
- A collection of demonstration digital filters☆178Jan 18, 2024Updated 2 years ago
- Hardware Design: 16 channel analog control voltage shield for teensy 4.1; 8ch in / 8ch out; +-10V @ 16bits/sample;☆27Nov 8, 2021Updated 4 years ago
- Sensor Fusion Library for ST sensors and microcontrollers☆12Aug 8, 2022Updated 4 years ago
- original project for thermostat & hygrostat to made egg incubator☆10Aug 5, 2020Updated 6 years ago
- This repository contains Design files for Various Base board Designed for Avnet Zynq Ultrascale+ FPGA SOC☆25Jun 21, 2025Updated last year
- Performance-enhanced GNURadio blocks (2nd/4th Order Costas Loops, AGC, Filters)☆39Mar 25, 2022Updated 4 years ago