Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
☆33Aug 14, 2020Updated 5 years ago
Alternatives and similar repositories for math
Users that are interested in math are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 10 years ago
- Low Frequency and Weak Signal Underwater Communications in GNU Radio.☆13Jun 27, 2020Updated 6 years ago
- Realtime audio DSP on the ZyBo☆10Jan 25, 2016Updated 10 years ago
- FIR filter implementation☆29Mar 19, 2020Updated 6 years ago
- Polyphonic additive wheeltone synthesizer core☆18Oct 23, 2019Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Basic example of using GNU Radio Companion for amateur (ham) radio communications☆41May 13, 2026Updated 3 months ago
- A collection of digital signal processing projects.☆54Apr 2, 2018Updated 8 years ago
- Audio mixer for Zynq-7000☆12Sep 7, 2018Updated 7 years ago
- Verilog (SystemVerilog) coding style☆42Jan 7, 2019Updated 7 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆33May 6, 2017Updated 9 years ago
- Audio Signal Processing SoC☆20Mar 13, 2018Updated 8 years ago
- ☆19Jul 6, 2026Updated last month
- DVI to LVDS Verilog converter☆25Sep 3, 2016Updated 9 years ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This is the repo for global precipitation nowcasting using IMERG dataset.☆18Feb 18, 2024Updated 2 years ago
- Hide a target image in an audio file with some BASIC digital signal processing techniques!!! (DSP Final Project)☆22Sep 25, 2020Updated 5 years ago
- C implementation of the CIC filter for decimation and interpolation.☆15Jul 9, 2020Updated 6 years ago
- FPGA based signal generator☆14Dec 25, 2023Updated 2 years ago
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆17Mar 10, 2022Updated 4 years ago
- A Custom STM32 board that runs on a battery with MCP73831 and is easily programmable with USB thanks to the CP2102 USB-to-UART chip.☆13Dec 21, 2023Updated 2 years ago
- Python Digital signal processing (DSP) modules☆20Nov 6, 2020Updated 5 years ago
- Building your own SDR DDC/DUC transceiver with DIY modules from aliexpress☆33Nov 11, 2019Updated 6 years ago
- Upscaling satellite imagery using GAN by 4 times☆16Mar 14, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 关于CIC滤波器、ISOP补偿器、HB滤波器的相关Matlab仿真与FPGA工程☆17Dec 25, 2023Updated 2 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- Lightweight image viewer (recovered copy)☆17Feb 23, 2026Updated 5 months ago
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆14Jan 27, 2016Updated 10 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆62Jul 5, 2022Updated 4 years ago
- MMDVModem for SDR apps - mmdvm firmware port for running on x86/ARM Linux☆30Nov 17, 2025Updated 8 months ago
- 制取美味蟹堡☆15Dec 29, 2025Updated 7 months ago
- ⚙️ 基于 Zynq-7 全可编程 SoC 的设计☆40Dec 31, 2021Updated 4 years ago
- A toolbox for neuromorphic sensing in robotics.☆16Mar 18, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Sample code for basic realtime audio applications with SDL2☆22Oct 13, 2023Updated 2 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆98Jan 31, 2023Updated 3 years ago
- A collection of demonstration digital filters☆179Jan 18, 2024Updated 2 years ago
- Verilog Package for Sublime Text 2/3☆23Jan 27, 2024Updated 2 years ago
- Hardware Design: 16 channel analog control voltage shield for teensy 4.1; 8ch in / 8ch out; +-10V @ 16bits/sample;☆27Nov 8, 2021Updated 4 years ago
- original project for thermostat & hygrostat to made egg incubator☆10Aug 5, 2020Updated 6 years ago
- This repository contains Design files for Various Base board Designed for Avnet Zynq Ultrascale+ FPGA SOC☆25Jun 21, 2025Updated last year