hukenovs / mathLinks
Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
☆30Updated 4 years ago
Alternatives and similar repositories for math
Users that are interested in math are comparing it to the libraries listed below
Sorting:
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆31Updated 8 years ago
- Audio Signal Processing SoC☆18Updated 7 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆12Updated 4 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆27Updated 3 years ago
- A simple and crude CIC filter implementation in Python3 for learning purposes☆22Updated 5 years ago
- Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…☆21Updated 7 years ago
- IEEE 802.16 OFDM-based transceiver system☆25Updated 5 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Updated last month
- Digital Interpolation Techniques Applied to Digital Signal Processing☆62Updated last year
- MATLAB-based FIR filter design☆59Updated 10 months ago
- Testbenches for HDL projects☆19Updated last week
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- Using Software Designed Radio to transmit & receive FM signal☆46Updated 7 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆60Updated 3 years ago
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- FMCW Radar verilog project☆32Updated 5 years ago
- Gaussian noise generator Verilog IP core☆31Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆38Updated 9 months ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆115Updated 4 years ago
- VHDL Modules☆24Updated 10 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- FIR implemention with Verilog☆48Updated 6 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆88Updated 2 years ago
- VHDL Library for implementing common DSP functionality.☆29Updated 6 years ago
- My code repositry for common use.☆22Updated 3 years ago
- DSP WishBone Compatible Cores☆14Updated 10 years ago