hukenovs / math
Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
☆27Updated 4 years ago
Alternatives and similar repositories for math:
Users that are interested in math are comparing it to the libraries listed below
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆30Updated 7 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆14Updated 4 years ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- FPGA version of CORDIC algorithm that evaluates all the trigonometric and anti-trigonometric functions.☆22Updated 5 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- Audio Signal Processing SoC☆17Updated 6 years ago
- FIR filter implementation☆23Updated 4 years ago
- A simple and crude CIC filter implementation in Python3 for learning purposes☆21Updated 5 years ago
- Delta Sigma DAC FPGA☆36Updated last year
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆30Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆69Updated 2 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated 3 weeks ago
- Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…☆19Updated 6 years ago
- Realtime audio DSP on the ZyBo☆9Updated 9 years ago
- VHDL Modules☆24Updated 9 years ago
- This repository contains a template AMP project for the Zedboard using VGA, FreeRTOS, LVGL and USB peripherals☆19Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆44Updated 7 months ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- ☆9Updated 2 years ago
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- A collection of Opal Kelly provided design resources☆15Updated 3 months ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆56Updated 7 months ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆25Updated 3 years ago
- Single Port RAM, Dual Port RAM, FIFO☆21Updated 2 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- configurable cordic core in verilog☆48Updated 10 years ago
- Expiremental Speech Recognition System using VHDL & MATLAB.☆45Updated 6 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆26Updated 4 months ago