VHDL / awesome-vhdl

Related projects ⓘ

Alternatives and complementary repositories for awesome-vhdl

• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆115Updated last month
• hdl4fpga / hdl4fpga
  VHDL library 4 FPGAs
  ☆169Updated this week
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆46Updated this week
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆109Updated 10 months ago
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆122Updated 10 months ago
• hdl / awesome
  A curated list of awesome resources for HDL design and verification
  ☆140Updated this week
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆62Updated last year
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆169Updated 10 months ago
• f4pga / prjuray
  Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.
  ☆71Updated 2 years ago
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆81Updated 4 months ago
• ZipCPU / wbscope
  A wishbone controlled scope for FPGA's
  ☆73Updated 10 months ago
• azonenberg / antikernel-ipcores
  FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations
  ☆60Updated 3 weeks ago
• OSVVM / OsvvmLibraries
  Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.
  ☆52Updated last week
• Paebbels / JSON-for-VHDL
  A JSON library implemented in VHDL.
  ☆76Updated 2 years ago
• VLSI-EDA / PoC-Examples
  This repository contains synthesizable examples which use the PoC-Library.
  ☆35Updated 3 years ago
• cliffordwolf / PonyLink
  A single-wire bi-directional chip-to-chip interface for FPGAs
  ☆114Updated 8 years ago
• pieter3d / simview
  ☆76Updated 8 months ago
• enjoy-digital / litejesd204b
  Small footprint and configurable JESD204B core
  ☆40Updated last month
• lnis-uofu / SOFA
  SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA
  ☆134Updated last year
• FPHDL / fphdl
  VHDL-2008 Support Library
  ☆56Updated 8 years ago
• kevinpt / symbolator
  HDL symbol generator
  ☆185Updated last year
• hdl-registers / hdl-registers
  An open-source HDL register code generator fast enough to run in real time.
  ☆37Updated this week
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆80Updated 6 months ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆74Updated 2 years ago
• OSVVM / Documentation
  OSVVM Documentation
  ☆30Updated last month
• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆50Updated last year
• rubund / graywolf
  ☆107Updated 3 years ago
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆50Updated this week
• mcmayer / iCE40
  Lattice iCE40 FPGA experiments - Work in progress
  ☆103Updated 3 years ago