VHDL / awesome-vhdlView external linksLinks
A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.
☆83Feb 8, 2020Updated 6 years ago
Alternatives and similar repositories for awesome-vhdl
Users that are interested in awesome-vhdl are comparing it to the libraries listed below
Sorting:
- VHDL related news.☆27Updated this week
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Interface definitions for VHDL-2019.☆34Jan 12, 2026Updated last month
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last week
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 4 years ago
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- A Sphinx domain providing VHDL language support.☆20Dec 18, 2023Updated 2 years ago
- ☆20May 5, 2020Updated 5 years ago
- Language server based on ghdl☆102May 14, 2025Updated 9 months ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆600Jul 30, 2025Updated 6 months ago
- A JSON library implemented in VHDL.☆82Feb 8, 2026Updated last week
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆253Feb 4, 2026Updated last week
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- Flexible VHDL library☆193Jun 28, 2023Updated 2 years ago
- ☆25Apr 4, 2025Updated 10 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- A curated list of awesome resources for HDL design and verification☆169Feb 6, 2026Updated last week
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated last month
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Dec 24, 2020Updated 5 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆62Nov 7, 2025Updated 3 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆813Updated this week
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- VHDL-2008 Support Library☆59Oct 11, 2016Updated 9 years ago
- Lightweight UART core in VHDL☆14Jan 18, 2025Updated last year
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- HDMI Out VHDL code for 7-series Xilinx FPGAs☆63Sep 3, 2022Updated 3 years ago
- VHDL dependency analyzer☆24Mar 10, 2020Updated 5 years ago
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- ulx3s ghdl examples☆15Mar 6, 2021Updated 4 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago