QianfengClarkShen / GULF-StreamLinks
100G Udp Link For axi Stream
☆13Updated 2 years ago
Alternatives and similar repositories for GULF-Stream
Users that are interested in GULF-Stream are comparing it to the libraries listed below
Sorting:
- understanding of cocotb (In Chinese Only)☆17Updated 2 months ago
- ☆19Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆57Updated 3 years ago
- 10G Low Latency Ethernet☆56Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- Verilog digital signal processing components☆148Updated 2 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- Verilog based BCH encoder/decoder☆123Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- 2D Systolic Array Multiplier☆18Updated last year
- R22SDF FFT VLSI/FPGA investigate and implementation☆16Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆22Updated 5 years ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆153Updated 5 months ago
- NVMe Controller featuring Hardware Acceleration☆90Updated 4 years ago
- UDP-IP stack accelerator and is able to send and receive data through Ethernet link☆27Updated 5 months ago
- ☆73Updated 3 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆134Updated last year
- Verilog Ethernet Switch (layer 2)☆46Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆105Updated 2 years ago
- This repo contains the Limago code☆86Updated 3 months ago
- PYNQ Composabe Overlays☆73Updated last year
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated 2 years ago
- Ethernet interface modules for Cocotb☆68Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆51Updated 2 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Updated 11 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆103Updated 7 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆75Updated 2 years ago