QianfengClarkShen / GULF-StreamView external linksLinks
100G Udp Link For axi Stream
☆14Jun 27, 2023Updated 2 years ago
Alternatives and similar repositories for GULF-Stream
Users that are interested in GULF-Stream are comparing it to the libraries listed below
Sorting:
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆64Mar 15, 2022Updated 3 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆31Dec 10, 2021Updated 4 years ago
- ☆13Mar 2, 2023Updated 2 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆12Apr 1, 2020Updated 5 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- CGAL based FEMs for EIT from segmentation files☆11Nov 3, 2020Updated 5 years ago
- Python scripts for KiCad☆11Mar 21, 2016Updated 9 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- ☆11Sep 18, 2023Updated 2 years ago
- Baum, Marcus, and Uwe D. Hanebeck. "Shape tracking of extended objects and group targets with star-convex RHMs." 14th International Confe…☆12Jan 28, 2022Updated 4 years ago
- ☆10Jun 3, 2020Updated 5 years ago
- Userspace I/O library for Xilinx AXI S2MM DMA☆11Sep 9, 2025Updated 5 months ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆12Jun 2, 2021Updated 4 years ago
- ☆10Dec 26, 2023Updated 2 years ago
- A little demo how to bind an advanced data science algorithms to 4 different languages☆10Nov 6, 2018Updated 7 years ago
- 1G eth UDP / IP Stack☆10Jul 17, 2014Updated 11 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆15May 16, 2021Updated 4 years ago
- Documentation, firmware and hardware specification of the Eawag/ZHAW development "A Synchronous LoRa-based Mesh Network"☆13Jun 6, 2021Updated 4 years ago
- ☆12Oct 8, 2020Updated 5 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 3 years ago
- Kria Motor control library☆21Aug 18, 2025Updated 5 months ago
- Network protocol libraries for VHDL test benches☆13Jan 11, 2026Updated last month
- MATLAB-based FIR filter and profile designer☆10Jan 25, 2017Updated 9 years ago
- the xoroshiro32++ and xoroshiro64++ PRNG algorthims by David Blackman and Sebastiano Vigna in C++, Verilog, VHDL and SpinalHDL.☆16Dec 2, 2018Updated 7 years ago
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆27Nov 8, 2025Updated 3 months ago
- tracking related☆15May 29, 2017Updated 8 years ago
- Chinese Guide for Alveo Getting Started☆12May 18, 2020Updated 5 years ago
- SGMII☆13Jul 17, 2014Updated 11 years ago
- A platform designed to convert any brushed DC Motor to a smart continous servo☆13Nov 23, 2025Updated 2 months ago
- Qibo server for Qick☆17Feb 6, 2026Updated last week
- Fast Marginalized implementation of Spatio-Temporal Block Sparse Bayesian Learning Algorithm.☆12Apr 13, 2015Updated 10 years ago
- PyPGMC: Fast discrete inference submodels for PyMC and PyMC3☆20Jun 7, 2014Updated 11 years ago
- Gaussian mixture implementation of the Discrete-Gamma Cardinalized Probability Hypothesis Density filter☆13Sep 20, 2018Updated 7 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- Python interface to the TRIANGLE program by Jonathan Richard Shewchuck☆11Sep 7, 2021Updated 4 years ago
- PhD Course: Advanced Control in Electrical Energy Conversion (Politecnico di Torino 2017)☆14Feb 2, 2024Updated 2 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 4 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago