QianfengClarkShen / GULF-StreamLinks
100G Udp Link For axi Stream
☆14Updated 2 years ago
Alternatives and similar repositories for GULF-Stream
Users that are interested in GULF-Stream are comparing it to the libraries listed below
Sorting:
- understanding of cocotb (In Chinese Only)☆18Updated 3 months ago
- ☆19Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆60Updated 3 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆33Updated 2 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆44Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- Verilog based BCH encoder/decoder☆125Updated 3 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆86Updated 2 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- Verilog Content Addressable Memory Module☆111Updated 3 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- PYNQ Composabe Overlays☆73Updated last year
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆55Updated last year
- Verilog RTL Design☆44Updated 4 years ago
- This repo contains the Limago code☆87Updated 4 months ago
- NVMe Controller featuring Hardware Acceleration☆93Updated 4 years ago
- ☆79Updated 3 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆57Updated 2 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Updated 3 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆47Updated last year
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆110Updated last year
- Verilog digital signal processing components☆156Updated 2 years ago
- Vitis Model Composer Examples and Tutorials☆107Updated last week
- Board repo for the ZCU216 RFSOC☆30Updated 3 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago