☆10May 3, 2022Updated 4 years ago
Alternatives and similar repositories for Performmance_Evaluation_of_FPGA-Based_LDPC_Codes_for_CCSDS
Users that are interested in Performmance_Evaluation_of_FPGA-Based_LDPC_Codes_for_CCSDS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Low Density Parity Check Decoder☆19Sep 12, 2016Updated 10 years ago
- ☆10Apr 28, 2023Updated 3 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆45May 2, 2019Updated 7 years ago
- Playground for implementing LDPC codes on FPGA☆17Jan 1, 2023Updated 3 years ago
- Algebraic methods for construction QC-LDPC and cyclic LDPC LDGM EG-LDPC source codes☆20Dec 1, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- L1-based dictionary learning for sparse coding☆11Oct 9, 2024Updated 2 years ago
- LDPC decoders for ARM processor☆13Jul 23, 2021Updated 5 years ago
- ☆13May 13, 2021Updated 5 years ago
- 最小和算法实现☆10Jul 12, 2020Updated 6 years ago
- Wi-Fi LDPC codec Verilog IP core☆21Jun 30, 2026Updated 3 months ago
- Matlab and Python implementation of Different Information Theoretical Bounds: Shannon limit, Sphere Packaging Bound, Polyanskiy bound, …☆15Apr 28, 2023Updated 3 years ago
- BP list decoding for polar codes☆14Sep 1, 2023Updated 3 years ago
- A list Viterbo algorithm for decoding PAC codes with various code constructions/rate-profiles☆11May 6, 2022Updated 4 years ago
- Raspberry Pi satellite SDR base station for weather & telemetry☆14Sep 19, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆13Oct 28, 2022Updated 3 years ago
- Bit Error Rate (BER) and Frame Error Rate (FER) references. Most of those results have been simulated with AFF3CT.☆15Aug 14, 2026Updated 2 months ago
- Simple platform to Study 5G eMBB MET QC-LDPC codes and BP MS OMS NMS decoders☆35Apr 28, 2023Updated 3 years ago
- This is a MATLAB script for obtaining achievable block/frame error rate (BLER/FER) bound for finite blocklength codes based on channel di…☆13Jan 12, 2024Updated 2 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆54Sep 17, 2017Updated 9 years ago
- Network Tap based on the ZedBoard and Ethernet FMC☆16Updated this week
- This project demonstrates how Low Density Parity Check (LDPC) Code and Multiple Input Multiple Output (MIMO) can be employed in Vehicular…☆16Jan 24, 2022Updated 4 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- BCJR-based decoder for CCSDS turbo codes (according to CCSDS 131.0-B-3)☆19May 26, 2023Updated 3 years ago
- FPGA video scaler running on Intel Arria 10☆12May 28, 2019Updated 7 years ago
- ☆18Apr 28, 2023Updated 3 years ago
- FPGA implementation of an ADAT receiver/transmitter using amaranth HDL☆13Sep 17, 2024Updated 2 years ago
- NMS_decode☆14Jul 17, 2020Updated 6 years ago
- This shows how to use Autoencoders for learning constellations and receivers in fiber optical communications☆20Dec 16, 2018Updated 7 years ago
- ☆14Mar 9, 2018Updated 8 years ago
- fpga for utrasound mobile device☆13Aug 10, 2015Updated 11 years ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆22Jul 16, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog☆19May 29, 2017Updated 9 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆22Feb 28, 2022Updated 4 years ago
- RedPitaya application: Software Defined Radio (SDR) for an 8-channel WSPR receiver.☆10Jan 29, 2018Updated 8 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Dec 23, 2020Updated 5 years ago
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Dec 24, 2016Updated 9 years ago
- 4 channel 1GS/s DDS (AD9910 or AD9912 variant)☆20Jul 7, 2025Updated last year
- 对不同码长不同码率的ldpc码进行编码仿真☆18Mar 3, 2020Updated 6 years ago