HunterBitos / Implementation-of-AMBA-AXI3-protocol
Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System Verilog simulator and the Mentor Graphics Veloce hardware emulator.
☆12Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for Implementation-of-AMBA-AXI3-protocol
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- Maven Silicon Project☆18Updated 6 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- Sample UVM code for axi ram dut☆28Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- Master and Slave made using AMBA AXI4 Lite protocol.☆24Updated 4 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆13Updated 6 years ago
- CORE-V MCU UVM Environment and Test Bench☆17Updated 4 months ago
- ☆16Updated last year
- Verification IP for APB protocol☆56Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 6 months ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆15Updated 8 months ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- Architectural design of data router in verilog☆27Updated 4 years ago
- AXI Interconnect☆46Updated 3 years ago
- ☆36Updated 3 years ago
- verification of simple axi-based cache☆17Updated 5 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆43Updated 3 years ago
- To design test bench of the APB protocol☆15Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆29Updated 2 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆27Updated last year
- This is the repository for the IEEE version of the book☆49Updated 4 years ago
- Verification IP for APB protocol☆25Updated 4 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆16Updated 3 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆42Updated 8 months ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆18Updated 6 years ago
- Python Tool for UVM Testbench Generation☆48Updated 6 months ago