HunterBitos / Implementation-of-AMBA-AXI3-protocolLinks
Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System Verilog simulator and the Mentor Graphics Veloce hardware emulator.
☆12Updated 8 years ago
Alternatives and similar repositories for Implementation-of-AMBA-AXI3-protocol
Users that are interested in Implementation-of-AMBA-AXI3-protocol are comparing it to the libraries listed below
Sorting:
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆36Updated 2 years ago
- Verification IP for APB protocol☆71Updated 4 years ago
- ☆17Updated 2 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- ☆49Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆40Updated 3 years ago
- Sample UVM code for axi ram dut☆37Updated 3 years ago
- The memory model was leveraged from micron.☆24Updated 7 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- System Verilog using Functional Verification☆12Updated last year
- Maven Silicon Project☆19Updated 7 years ago
- AXI Interconnect☆53Updated 4 years ago
- A complete UVM TB for verification of single port 64KB RAM☆15Updated 4 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆37Updated 3 months ago
- SystemVerilog UVM testbench example☆34Updated last year
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- SoC Based on ARM Cortex-M3☆33Updated 5 months ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- RTL Design and Verification☆16Updated 4 years ago
- ☆37Updated 4 months ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆37Updated 5 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- Synchronous FIFO design & verification using systemVerilog Assertions☆17Updated 4 years ago
- Simple single-port AXI memory interface☆46Updated last year
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆30Updated 5 years ago