HunterBitos / Implementation-of-AMBA-AXI3-protocol
Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System Verilog simulator and the Mentor Graphics Veloce hardware emulator.
☆13Updated 7 years ago
Alternatives and similar repositories for Implementation-of-AMBA-AXI3-protocol:
Users that are interested in Implementation-of-AMBA-AXI3-protocol are comparing it to the libraries listed below
- System Verilog using Functional Verification☆10Updated 11 months ago
- System Verilog and Emulation. Written all the five channels.☆33Updated 8 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 6 years ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- Maven Silicon Project☆17Updated 6 years ago
- ☆19Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆23Updated last year
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆13Updated last year
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- UART design in SV and verification using UVM and SV☆42Updated 5 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆55Updated 4 years ago
- SoC Based on ARM Cortex-M3☆29Updated 3 weeks ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆19Updated last month
- ☆25Updated 3 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆15Updated 3 years ago
- Verification IP for APB protocol☆60Updated 4 years ago
- Asynchronous fifo in verilog☆33Updated 9 years ago
- AXI Interconnect☆47Updated 3 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- ☆43Updated 3 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆23Updated last year
- Structured UVM Course☆39Updated last year
- ☆17Updated 9 years ago
- ☆16Updated last year
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago