LGG1997 / FPGA_TDC_1_0Links
☆12Updated 3 years ago
Alternatives and similar repositories for FPGA_TDC_1_0
Users that are interested in FPGA_TDC_1_0 are comparing it to the libraries listed below
Sorting:
- Time to Digital Converter on an FPGA☆17Updated 5 years ago
- Implementation of tappped delay line TDC on FPGA☆13Updated 3 years ago
- Verilog implementation of a tapped delay line TDC☆46Updated 7 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆70Updated 4 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆68Updated 10 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆60Updated 3 years ago
- FPGA based 30ps RMS TDCs☆91Updated 7 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆23Updated 8 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆20Updated 6 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆58Updated 4 years ago
- Fixed Point Kalman filter for fpga☆23Updated 5 years ago
- kintex7 ov13850 fpga mipi camera☆20Updated last month
- 基于FPGA的FFT☆19Updated 6 years ago
- 基于USB2.0 的数据采集卡☆20Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- This project aims to explore and compare different Kalman filter architectures and their performance on FPGA platforms. The focus is on t…☆24Updated last month
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- FPGA Technology Exchange Group相关文件管理☆67Updated 2 weeks ago
- ☆33Updated 6 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆63Updated 3 years ago
- 【例程】国产高云FPGA 开发板及其工程☆43Updated last year
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆36Updated 8 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆76Updated 2 months ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- ☆19Updated 2 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆81Updated 4 years ago
- The aiming of this project is to realize the image capture using OV5640 camera and FPGA which transmits the image signal using VGA (Video…☆24Updated 5 years ago
- This is use FPGA of Xilinx ZYNQ-7000 ZC702☆17Updated 8 years ago