LGG1997 / FPGA_TDC_1_0View external linksLinks
☆12Aug 25, 2022Updated 3 years ago
Alternatives and similar repositories for FPGA_TDC_1_0
Users that are interested in FPGA_TDC_1_0 are comparing it to the libraries listed below
Sorting:
- Implementation of tappped delay line TDC on FPGA☆13Dec 28, 2022Updated 3 years ago
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆13Jun 28, 2024Updated last year
- Time to Digital Converter on an FPGA☆18Oct 8, 2020Updated 5 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆36Jan 21, 2021Updated 5 years ago
- FPGA based 30ps RMS TDCs☆91Mar 18, 2018Updated 7 years ago
- Project: Precise Measure of time delays in FPGA☆30Aug 3, 2017Updated 8 years ago
- Verilog implementation of a tapped delay line TDC☆46Sep 27, 2018Updated 7 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆68Feb 1, 2015Updated 11 years ago
- SERDES-based TDC core for Spartan-6☆18Aug 2, 2012Updated 13 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆23Jul 15, 2017Updated 8 years ago
- Arduino library for the Texas Instruments TDC7200 Time-to-Digital Converter for Time-of-Flight Applications in LIDAR, Magnetostrictive an…☆21Mar 10, 2018Updated 7 years ago
- FMCW Radar verilog project☆32Jun 15, 2020Updated 5 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆70Sep 14, 2021Updated 4 years ago
- ☆12Nov 8, 2025Updated 3 months ago
- Design 200M equivalent sampling using 1M Sa/s, send AD data to STM32. 使用1M采样率实现200M等效采样，将数据发送到STM32上 Altera FPGA EP4CE22E22C8, ADS828E☆14Aug 8, 2025Updated 6 months ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- ☆11Oct 24, 2024Updated last year
- Python program to calculates the real and imaginary part of the dielectric function, real and imaginary part of the refractive index for …☆12Sep 9, 2015Updated 10 years ago
- Schematic, PCB and source code for a low-cost TDC interface designed for performing RF--Photon correllation for atomic physics experiment…☆10Jun 17, 2020Updated 5 years ago
- NanoOpt: Deriving potentials for coarse-grained nanoparticles via potential-matching☆10Oct 8, 2021Updated 4 years ago
- Code for fair classification (SVM) and dimensionality reduction (PCA)☆11Nov 14, 2018Updated 7 years ago
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- ADA4522-2ARMZ Lownoise Amp☆11Jul 3, 2022Updated 3 years ago
- SoapySDR Red Pitaya module☆10Oct 9, 2025Updated 4 months ago
- 下载 jm 漫画☆14Sep 17, 2025Updated 4 months ago
- 设计基于STM32与FreeRTOS的四轴飞行器，遥控通过2.4G发送摇杆、按键数据控制飞行器自主飞行，通过姿态解算和串级PID控制实现飞行器自动平衡姿态、定高悬停功能。☆33Jul 25, 2025Updated 6 months ago
- Time-correlated single photon counting (TCSPC) data analysis☆10Jun 15, 2025Updated 7 months ago
- Multi Layer Perceptron by Vivado HLS for Xilinx FPGA implementation☆12Dec 26, 2016Updated 9 years ago
- This repository shows design process for wrist watch on HDSP indicators☆12Dec 21, 2024Updated last year
- Arduino library for the Texas Instruments TDC1000 Ultrasonic Sensing Analog Front End for Level and Concentration Sensing☆14Mar 10, 2018Updated 7 years ago
- Motion detection in both software and in hardware-accelerated OpenCV☆15Dec 26, 2016Updated 9 years ago
- LWDO-SDR - experimental LF/VLF SDR timing receiver☆14May 13, 2022Updated 3 years ago
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆14Feb 27, 2025Updated 11 months ago
- FPGA based FM radio with traditional IF architecture and digital IQ demodulation☆22Oct 1, 2024Updated last year
- This project aims to explore and compare different Kalman filter architectures and their performance on FPGA platforms. The focus is on t…☆24Dec 9, 2025Updated 2 months ago
- HDL and software samples for interfacing the XEM7320 with various SYZYGY peripherals.☆13Nov 14, 2019Updated 6 years ago
- ☆16Jul 12, 2020Updated 5 years ago
- Generate LAMMPS datafile of confined tribological systems for NEMD simulations. Structure: slab-OFM-alkane-OFM-slab☆12Feb 6, 2026Updated last week
- FPGA for uSDR☆20Dec 19, 2025Updated last month