LGG1997 / FPGA_TDC_1_0Links
☆12Updated 3 years ago
Alternatives and similar repositories for FPGA_TDC_1_0
Users that are interested in FPGA_TDC_1_0 are comparing it to the libraries listed below
Sorting:
- Time to Digital Converter on an FPGA☆14Updated 5 years ago
- Implementation of tappped delay line TDC on FPGA☆13Updated 2 years ago
- Verilog implementation of a tapped delay line TDC☆44Updated 7 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆67Updated 4 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆65Updated 10 years ago
- FPGA based 30ps RMS TDCs☆86Updated 7 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆58Updated 3 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆53Updated 4 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆21Updated 8 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆17Updated 5 years ago
- kintex7 ov13850 fpga mipi camera☆20Updated last year
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- 基于USB2.0 的数据采集卡☆20Updated 6 years ago
- 16QAM modulation and demodulation by Verilog☆20Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- 基于FPGA的FFT☆19Updated 6 years ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆13Updated 5 years ago
- ☆31Updated 5 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆41Updated 3 years ago
- Fixed Point Kalman filter for fpga☆21Updated 5 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- 软件无线电,使用FPGA进行正交解调。☆22Updated 6 years ago
- All digital PLL☆28Updated 7 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆32Updated 4 years ago
- Testbenches for HDL projects☆21Updated this week
- 【例程】国产高云FPGA 开发板及其工程☆37Updated last year
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago