LGG1997 / FPGA_TDC_1_0Links
☆12Updated 3 years ago
Alternatives and similar repositories for FPGA_TDC_1_0
Users that are interested in FPGA_TDC_1_0 are comparing it to the libraries listed below
Sorting:
- Time to Digital Converter on an FPGA☆14Updated 4 years ago
- Implementation of tappped delay line TDC on FPGA☆13Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆67Updated 4 years ago
- Verilog implementation of a tapped delay line TDC☆41Updated 6 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆62Updated 10 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆21Updated 8 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆54Updated 2 years ago
- FPGA based 30ps RMS TDCs☆86Updated 7 years ago
- Fixed Point Kalman filter for fpga☆21Updated 5 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- 基于USB2.0 的数据采集卡☆19Updated 6 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆17Updated 5 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆51Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- Project: Precise Measure of time delays in FPGA☆30Updated 8 years ago
- kintex7 ov13850 fpga mipi camera☆19Updated last year
- JESD204b modules in VHDL☆30Updated 6 years ago
- 【例程】国产高云FPGA 开发板及其工程☆35Updated 11 months ago
- ☆18Updated last year
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- SEA-S7_gesture recognition☆17Updated 5 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- 软件无线电,使用FPGA进行正交解调。☆22Updated 6 years ago
- 基于FPGA的FFT☆19Updated 6 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆59Updated 3 years ago
- ☆31Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- A collection of phase locked loop (PLL) related projects☆108Updated last year
- FPGA和USB3.0桥片实现USB3.0通信☆72Updated 3 years ago