ericgineer / CORDICLinks
The CORDIC algorithm implemented in Octave/MATLAB and Verilog
☆32Updated 10 years ago
Alternatives and similar repositories for CORDIC
Users that are interested in CORDIC are comparing it to the libraries listed below
Sorting:
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆46Updated 4 years ago
- configurable cordic core in verilog☆53Updated 11 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆27Updated last year
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆22Updated 7 years ago
- AHB Bus lite v3.0☆16Updated 6 years ago
- RTL Verilog library for various DSP modules☆92Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 7 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆13Updated 9 months ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆36Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆80Updated last year
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆67Updated 3 weeks ago
- ☆38Updated 10 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆18Updated 11 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 6 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 7 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- FIR implemention with Verilog☆50Updated 6 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆59Updated 3 years ago