ericgineer / CORDICLinks
The CORDIC algorithm implemented in Octave/MATLAB and Verilog
☆32Updated 10 years ago
Alternatives and similar repositories for CORDIC
Users that are interested in CORDIC are comparing it to the libraries listed below
Sorting:
- USB1.1 Host Controller + PHY☆14Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 3 years ago
- configurable cordic core in verilog☆52Updated 11 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- USB 2.0 Device IP Core☆69Updated 8 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆44Updated 8 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- FIR,FFT based on Verilog☆13Updated 7 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 7 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆66Updated 3 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 7 years ago
- AHB Bus lite v3.0☆16Updated 6 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 8 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- QSPI for SoC☆22Updated 5 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆22Updated 7 years ago
- ☆20Updated 2 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 4 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- ☆37Updated 10 years ago
- Verification IP for Watchdog☆11Updated 4 years ago