The CORDIC algorithm implemented in Octave/MATLAB and Verilog
☆32Mar 31, 2015Updated 10 years ago
Alternatives and similar repositories for CORDIC
Users that are interested in CORDIC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- configurable cordic core in verilog☆53Jul 17, 2014Updated 11 years ago
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆14Jul 15, 2016Updated 9 years ago
- Implementation of CORDIC Algorithms Using Verilog☆25Apr 26, 2021Updated 4 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- An implementation of the CORDIC algorithm in Verilog.☆109Nov 19, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- FFT implementation using CORDIC algorithm written in Verilog.☆36Sep 6, 2018Updated 7 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- SPI Master Core clone from OpenCores☆12Oct 4, 2013Updated 12 years ago
- ☆12Nov 11, 2015Updated 10 years ago
- TransPimLib is a library for transcendental (and other hard-to-calculate) functions in general-purpose PIM systems, TransPimLib provides …☆15Apr 21, 2023Updated 2 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 6 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- 性别识别：使用TensorFlow的CNN训练CNBC数据集，并作出性别预测☆11Jun 3, 2018Updated 7 years ago
- CART(classification and regression trees，分类回归树)☆13Aug 22, 2016Updated 9 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 基于STM32的老人摔倒 报警装置☆21Aug 22, 2020Updated 5 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Jul 23, 2020Updated 5 years ago
- Matrix Multiplication in Hardware☆16Jun 3, 2020Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Aug 10, 2022Updated 3 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆26Mar 13, 2025Updated last year
- QSPI for SoC☆23Nov 8, 2019Updated 6 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- VGA LCD Core (OpenCores)☆14May 22, 2018Updated 7 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 4 months ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- 基于STM32芯片的简易机械臂源码☆16Sep 14, 2018Updated 7 years ago
- 基于深度学习的MIMI信号检测网络☆13Mar 30, 2019Updated 6 years ago
- ☆11Oct 10, 2019Updated 6 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- ☆12May 29, 2020Updated 5 years ago
- Mathematical Functions in Verilog☆97Mar 7, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Apr 15, 2024Updated last year
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆28Mar 26, 2017Updated 8 years ago
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 6 years ago
- A wishbone controlled PWM (audio) controller☆18Jan 16, 2024Updated 2 years ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- Systemverilog DPI-C call Python function☆27Mar 11, 2021Updated 5 years ago