ericgineer / CORDICLinks
The CORDIC algorithm implemented in Octave/MATLAB and Verilog
☆32Updated 10 years ago
Alternatives and similar repositories for CORDIC
Users that are interested in CORDIC are comparing it to the libraries listed below
Sorting:
- FIR implemention with Verilog☆50Updated 6 years ago
- Interface Protocol in Verilog☆51Updated 6 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Updated 11 months ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- configurable cordic core in verilog☆53Updated 11 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆86Updated last year
- USB 2.0 Device IP Core☆73Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Updated 5 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆76Updated 2 months ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Updated 5 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆34Updated 7 years ago
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆36Updated 5 years ago
- AHB DMA 32 / 64 bits☆57Updated 11 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Updated 11 years ago
- ☆38Updated 10 years ago
- FFT implement by verilog_测试验证已通过☆60Updated 9 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 7 years ago
- QSPI for SoC☆23Updated 6 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the prefer…☆20Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆67Updated 2 weeks ago
- USB1.1 Host Controller + PHY☆15Updated 4 years ago
- FIR,FFT based on Verilog☆14Updated 8 years ago
- Implementation of the PCIe physical layer☆60Updated 6 months ago
- UART -> AXI Bridge☆69Updated 4 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Updated 7 years ago