The CORDIC algorithm implemented in Octave/MATLAB and Verilog
☆32Mar 31, 2015Updated 11 years ago
Alternatives and similar repositories for CORDIC
Users that are interested in CORDIC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- configurable cordic core in verilog☆55Jul 17, 2014Updated 12 years ago
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆14Jul 15, 2016Updated 10 years ago
- Implementation of CORDIC Algorithms Using Verilog☆25Apr 26, 2021Updated 5 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- An implementation of the CORDIC algorithm in Verilog.☆112Nov 19, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 12 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆36Sep 6, 2018Updated 7 years ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 10 years ago
- SPI Master Core clone from OpenCores☆14Oct 4, 2013Updated 12 years ago
- VGA LCD Core (OpenCores)☆15May 22, 2018Updated 8 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 7 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- ☆15Nov 11, 2015Updated 10 years ago
- TransPimLib is a library for transcendental (and other hard-to-calculate) functions in general-purpose PIM systems, TransPimLib provides …☆15Apr 21, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆45Aug 10, 2022Updated 4 years ago
- Matrix Multiplication in Hardware☆17Jun 3, 2020Updated 6 years ago
- QSPI for SoC☆23Nov 8, 2019Updated 6 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 12 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 6 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 9 months ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- 基于深度学习的MIMI信号检测网络☆14Mar 30, 2019Updated 7 years ago
- ☆11Oct 10, 2019Updated 6 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- Mathematical Functions in Verilog☆99Mar 7, 2021Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆48Apr 15, 2024Updated 2 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Maybe is the best unofficial api of DeepL translator.☆20Apr 1, 2021Updated 5 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆36Mar 13, 2025Updated last year
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- source code for China Commun. paper "Multi-Vehicle Cooperative Positioning Based on Edge-Computed Multidimensional Scaling"☆12Dec 31, 2023Updated 2 years ago
- CORE-V MCU UVM Environment and Test Bench☆27Jul 19, 2024Updated 2 years ago
- A Simulation for the performance of different modulation schemes, BPSK, QPSK, FSK, QAM(16-64) in an AWGN environment.☆10Mar 28, 2019Updated 7 years ago
- The single carrier multiple access scheme (SC-FDMA) is a novel method of radio transmission currently used in long term evolution (LTE) t…☆11Jul 15, 2021Updated 5 years ago
- ☆12May 29, 2020Updated 6 years ago
- Systemverilog DPI-C call Python function☆28Mar 11, 2021Updated 5 years ago
- A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.☆19Jul 24, 2021Updated 5 years ago