The implemention & test code for xilinx fft ip core(v 9.0), standard AIX4, for future reference
☆16Jul 14, 2019Updated 7 years ago
Alternatives and similar repositories for FFT-xilinx-ipcore
Users that are interested in FFT-xilinx-ipcore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10May 5, 2020Updated 6 years ago
- Verification of an Asynchronous FIFO using UVM & SVA☆13Jun 26, 2025Updated last year
- This machine learning-assisted inductor synthesis (MLAIS) demo program is used for efficient on-chip spiral inductor automatic synthesis.☆14Jul 12, 2023Updated 3 years ago
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆13Oct 8, 2017Updated 9 years ago
- ☆14Dec 27, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆45Aug 10, 2022Updated 4 years ago
- Verification of UART design using UVM (Universal Verification Methodology) and SystemVerilog☆14Nov 17, 2020Updated 5 years ago
- 东南大学信息学院计组2的FPGA实验☆12Mar 14, 2020Updated 6 years ago
- UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.☆12Dec 9, 2023Updated 2 years ago
- The Easy Way to Create VST Effects * Jesusonic Editor + JS 2 C++ Transpiler☆12Aug 7, 2015Updated 11 years ago
- This repository showcases an FPGA-based adaptive noise cancellation system developed for mobile communication applications. Implemented o…☆16Jul 21, 2026Updated 3 months ago
- A virtual analog character compressor built using topology-preserving transform in SOUL and models optimized for real-time audio☆11Aug 7, 2021Updated 5 years ago
- Accompanying repository for the DAFx24 paper "Interpolation Filters for Antiderivative Antialiasing"☆11Sep 5, 2024Updated 2 years ago
- Convolution audio plugin (e.g. for usage as convolution reverb)☆11Aug 31, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A port of LWIP on Micrium uC-OS/2 OS☆17Jun 7, 2015Updated 11 years ago
- The Linux kernel for OrangePi A64☆12Mar 3, 2020Updated 6 years ago
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 7 years ago
- Phased array and beamforming library☆19Dec 11, 2019Updated 6 years ago
- This is the verilog implementation of IEEE 754 32 bit floating point multiplier☆12Jul 12, 2020Updated 6 years ago
- This repository is used to hold the toolchain for Orange Pi linux SDK, Each branch corresponds to a specific version of the toolchain☆21Mar 18, 2020Updated 6 years ago
- 东南大学计算机组织与结构Ⅱ大作业☆14May 18, 2020Updated 6 years ago
- building and documenting realtime audio effects☆17May 12, 2023Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Jul 14, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This project demonstrates DSP capabilities of Terasic DE2-115☆29Jun 22, 2018Updated 8 years ago
- SEU COA Experimental Course CPU Simulation Code。东南大学计算机组织与结构II大作业☆20May 19, 2021Updated 5 years ago
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆13Jan 28, 2019Updated 7 years ago
- Collection of different communication methods for chip mulitprocessors☆13Jul 20, 2026Updated 3 months ago
- 图像识别后台算法服务器☆12Jul 25, 2016Updated 10 years ago
- ☆12Apr 29, 2022Updated 4 years ago
- JUCE wrapper for HIIR resampling library☆15Mar 19, 2023Updated 3 years ago
- A Conditional Patch GAN for synthesis of optical images from SAR data as a 24X7, all weather disaster surveillance☆11Jul 26, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…☆14Oct 9, 2017Updated 9 years ago
- An arduino controlled LCD display for showing CPU and RAM status of a Windows PC.☆11Jan 19, 2014Updated 12 years ago
- A C++17 library implementing a wavetable oscillator with anti-derivative anti-aliasing (ADAA)☆23Jul 24, 2024Updated 2 years ago
- Single-cycle MIPS processor in Verilog HDL.☆10May 1, 2020Updated 6 years ago
- Virtual Analog Model of an Aphex Type B Aural Exciter☆24Mar 10, 2021Updated 5 years ago
- PlutoSDR Firmware☆10Jan 23, 2019Updated 7 years ago
- LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.☆17Apr 2, 2024Updated 2 years ago