☆33Aug 23, 2023Updated 2 years ago
Alternatives and similar repositories for fpga_practice
Users that are interested in fpga_practice are comparing it to the libraries listed below
Sorting:
- ☆13Aug 23, 2023Updated 2 years ago
- ☆32Jan 23, 2021Updated 5 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆39Nov 27, 2022Updated 3 years ago
- This project aims to integrate image acquisition with AI acceleration to achieve functions such as multi-channel video source input captu…☆18Aug 25, 2023Updated 2 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆23May 20, 2019Updated 6 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Oct 3, 2017Updated 8 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- ☆14Jun 28, 2022Updated 3 years ago
- FPGA创新设计大赛全国二等奖，Multi-functional Game Console Based on RISC-V.(基于紫光FPGA的RSIC V多功能游戏机)☆11Aug 16, 2024Updated last year
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- 基于ov5640摄像头的实时显示☆15Jul 29, 2022Updated 3 years ago
- The development tree for OpenOCD for the Synopsys DesignWare ARC processor family☆15Aug 18, 2023Updated 2 years ago
- PC-side code for PacGoc, enterprise grand prize-winning work at PangoMirco Cup CICC 2024. [第八届集创赛紫光同创杯企业大奖获奖作品]☆18Oct 12, 2024Updated last year
- ☆10Feb 13, 2025Updated last year
- Dual-tree complex wavelet combined with non-local means ASL fMRI denoising is a software toolbox that can denoise MR images, especially A…☆11Dec 14, 2017Updated 8 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13May 9, 2022Updated 3 years ago
- FPGA Innovation Design Competition：RISC-V Processor-based Hardware and Software Design in PGL22G☆12Sep 1, 2023Updated 2 years ago
- Matlab and Python implementation of Different Information Theoretical Bounds: Shannon limit, Sphere Packaging Bound, Polyanskiy bound, …☆15Apr 28, 2023Updated 2 years ago
- FPGA-CNN Application for fruit detection based on Logos-PGL22G Board☆14Aug 24, 2022Updated 3 years ago
- SPI通信实现FLASH读写☆16Mar 18, 2020Updated 5 years ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 3 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 4 years ago
- Note repository for studying Peripheral Component Interconnect Express (PCIe) and Compute Express Link (CXL).☆15Feb 17, 2025Updated last year
- FPGA Audio Manipulation & Effects in Verilog | DJ sound mixer that is able to create remixes of voices, sounds and melodies☆13Jul 15, 2019Updated 6 years ago
- ☆15Jan 22, 2024Updated 2 years ago
- ☆15Apr 7, 2021Updated 4 years ago
- A set of audio processing functions implemented by FPGA☆29Sep 28, 2021Updated 4 years ago
- 紫光同创FPGA大赛☆37Mar 19, 2025Updated 11 months ago
- An implementation of the Orthogonal Matching Pursuit (OMP) algorithm for recovery of signals in compressive sensing☆22Feb 16, 2018Updated 8 years ago
- my dwm build☆14Feb 23, 2023Updated 3 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- The wavelet transform and its applications in image denoising☆21Feb 12, 2017Updated 9 years ago
- ☆26Updated this week
- A python project to automatically generate the UVM testbench document.☆21Feb 27, 2024Updated 2 years ago
- All config files☆22Dec 14, 2025Updated 2 months ago
- ☆17Apr 24, 2023Updated 2 years ago
- 平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）☆22Sep 2, 2023Updated 2 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago