wdxm657 / cpp_practiseLinks
☆13Updated 2 years ago
Alternatives and similar repositories for cpp_practise
Users that are interested in cpp_practise are comparing it to the libraries listed below
Sorting:
- ☆33Updated 2 years ago
- FPGA创新设计大赛全国二等奖,Multi-functional Game Console Based on RISC-V.(基于紫光FPGA的RSIC V多功能游戏机)☆11Updated last year
- 2023集创赛紫光同创杯一等奖项目☆136Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆134Updated 2 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆53Updated last year
- FPGA实现简单的图像处理算法☆62Updated 2 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆556Updated 4 years ago
- FPGA project☆229Updated 3 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆361Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆206Updated last month
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆259Updated last year
- 基于FPGA进行车牌识别☆82Updated 2 years ago
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)☆83Updated 8 months ago
- 帧差法运动目标检测,基于ZYNQ7020☆78Updated 4 years ago
- 代码在这个库里 Code is here☆64Updated 4 months ago
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆31Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆85Updated 4 years ago
- FPGA☆159Updated last year
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆40Updated 3 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆171Updated 2 years ago
- FPGA图像处理仿真平台☆27Updated 3 years ago
- some interesting demos for starters☆89Updated 2 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆45Updated last year
- 一个开源的FPGA神经网络加速器。☆184Updated 2 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆67Updated last year
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆118Updated last month
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆575Updated 7 years ago
- A novel architectural design for stitching video streams in real-time on an FPGA.☆131Updated 4 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆85Updated 3 years ago
- Constrast limited adaptive histogram equlization based on Verilog☆40Updated 2 years ago