wdxm657 / cpp_practiseLinks
☆13Updated 2 years ago
Alternatives and similar repositories for cpp_practise
Users that are interested in cpp_practise are comparing it to the libraries listed below
Sorting:
- ☆32Updated 2 years ago
- 2023集创赛紫光同创杯一等奖项目☆123Updated last year
- ☆246Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆116Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆195Updated 10 months ago
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆26Updated 9 months ago
- 帧差法运动目标检测,基于ZYNQ7020☆72Updated 4 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆34Updated 2 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆65Updated last year
- FPGA project☆227Updated 3 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆531Updated 4 years ago
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)☆69Updated 5 months ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆82Updated 4 years ago
- FPGA实现简单的图像处理算法☆50Updated 2 years ago
- A novel architectural design for stitching video streams in real-time on an FPGA.☆126Updated 3 years ago
- Constrast limited adaptive histogram equlization based on Verilog☆34Updated 2 years ago
- 基于FPGA进行车牌识别☆78Updated last year
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆343Updated 2 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆41Updated last year
- 一个开源的FPGA神经网络加速器。☆172Updated 2 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆25Updated 2 years ago
- 第八届集创赛紫光同创杯音频处理国家二等奖☆18Updated 10 months ago
- FPGA☆158Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆143Updated 5 years ago
- Implement Tiny YOLO v3 on ZYNQ☆299Updated 4 months ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆61Updated 5 months ago
- ☆10Updated 6 months ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆109Updated last week
- Zynq/FPGA实现CNN手写数字(0-9)识别☆33Updated 8 months ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆51Updated last year