wdxm657 / cpp_practise
☆13Updated last year
Alternatives and similar repositories for cpp_practise:
Users that are interested in cpp_practise are comparing it to the libraries listed below
- ☆32Updated last year
- FPGA project☆218Updated 3 years ago
- 2023集创赛紫光同创杯一等奖项目☆109Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆169Updated 5 months ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆32Updated 2 years ago
- ☆229Updated last year
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)☆56Updated last month
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆18Updated 5 months ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆34Updated 10 months ago
- FPGA实现简单的图像处理算法☆42Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆101Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆78Updated 3 years ago
- 基于FPGA进行车牌识别☆74Updated last year
- A novel architectural design for stitching video streams in real-time on an FPGA.☆121Updated 3 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆56Updated last year
- 帧差法运动目标检测,基于ZYNQ7020☆64Updated 3 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆37Updated last year
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆323Updated last year
- FPGA图像处理仿真平台☆26Updated 3 years ago
- FPGA实现动态图像识别☆20Updated 4 years ago
- Implementation of Canny Edge Detection on Cyclone IV. To run project you need Quartus and ModelSim.☆13Updated 5 years ago
- 该作品为2024年FPGA创新设计大赛(上海安路科技赛道)国一作品☆19Updated 3 months ago
- FPGA图像处理-- 车牌定位,包括二值化,腐蚀,膨胀,sobel边缘检测,水平投影和垂直投影等☆40Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆142Updated 2 years ago
- Constrast limited adaptive histogram equlization based on Verilog☆33Updated last year
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆74Updated 2 years ago
- FPGA☆123Updated 5 years ago
- 基于FPGA的cifar-10二维卷积识别任务☆10Updated 2 years ago
- PC-side code for PacGoc, enterprise grand prize-winning work at PangoMirco Cup CICC 2024. [第八届集创赛紫光同创杯企业大奖获奖作品]☆14Updated 6 months ago