opensource NPU for LLM inference (this run gpt2)
☆55Feb 16, 2026Updated 3 weeks ago
Alternatives and similar repositories for tiny-NPU
Users that are interested in tiny-NPU are comparing it to the libraries listed below
Sorting:
- an attempt to implement CRYSTALS-Kyber PQC to Verilog☆11Jan 9, 2025Updated last year
- RealTime Motion Capture Toolbox for Matlab☆10Apr 11, 2016Updated 9 years ago
- 🔮 A 16-bit MIPS Processor Implementation in Verilog HDL☆12Aug 30, 2020Updated 5 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 7 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- Python package for Geometric / Clifford Algebra with Pytorch.☆14Jan 25, 2026Updated last month
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 3 years ago
- ☆14Dec 27, 2024Updated last year
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆10Sep 15, 2022Updated 3 years ago
- ☆13Jul 28, 2022Updated 3 years ago
- Project containing examples on how to use AiFi's Public Dataset on People Shopping☆11May 22, 2023Updated 2 years ago
- Elements Software Development Kit☆13Jan 8, 2026Updated 2 months ago
- Blind inverse gamma correction with maximum entropy☆11Dec 8, 2021Updated 4 years ago
- Post-Silicon Validation Tool based on REVERSI☆12Dec 10, 2025Updated 2 months ago
- STM32F429 with OV7670 through DCMI on 800x600 LCD☆10Feb 15, 2017Updated 9 years ago
- SEgo library for stereo relative pose estimation from line and point feature triplets☆10Jan 22, 2019Updated 7 years ago
- MLFlow End to End Workshop at Chandigarh University☆11Feb 3, 2023Updated 3 years ago
- Alliance VLSI CAD Tools (LIP6)☆19Dec 11, 2025Updated 2 months ago
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- A custom single-channel EEG device from PCB design to real-time brainwave visualization. Features analog front-end filtering, STM32 DSP (…☆34Sep 18, 2025Updated 5 months ago
- ZeroMQ MDP 0.2 (Majordomo) implementation in Python☆10Mar 9, 2021Updated 5 years ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 4 months ago
- whatever it means☆15Updated this week
- Tapeouts done using OpenFASOC☆16Nov 3, 2025Updated 4 months ago
- ☆17Jul 19, 2024Updated last year
- [WIP] ConfigX - Settings Management☆13Mar 6, 2024Updated 2 years ago
- ☆13May 8, 2023Updated 2 years ago
- Dukaan Payout Assignment by Subhash☆10Sep 23, 2023Updated 2 years ago
- Collection of Raspberry Pi Pico board adapters for use with Pico-DirtyJTAG☆14Jun 5, 2024Updated last year
- ☆11Apr 7, 2019Updated 6 years ago
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆14Dec 3, 2022Updated 3 years ago
- Code and schematics for my DIY modular synthesizer☆26Dec 5, 2025Updated 3 months ago
- m'dots☆15Feb 5, 2026Updated last month
- A simple CPU in VHDL for educational purposes☆40Updated this week
- Converts GDSII files to STL files.☆52Apr 22, 2020Updated 5 years ago
- Playing with Zephyr Web USB example on STM32 Bluepill☆10Feb 10, 2020Updated 6 years ago
- Parametrized RTL benchmark suite☆24Feb 6, 2026Updated last month
- The second version of my MIDI Looper☆15Feb 20, 2026Updated 2 weeks ago