opensource NPU for LLM inference (this run gpt2)
☆295Feb 16, 2026Updated 8 months ago
Alternatives and similar repositories for tiny-NPU
Users that are interested in tiny-NPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source NPU (Neural Processing Unit) for LLM inference - runs GPT-2, LLaMA, Mistral, Qwen2☆12Mar 15, 2026Updated 7 months ago
- The official NaplesPU hardware code repository☆37Jul 27, 2019Updated 7 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆125Nov 26, 2025Updated 11 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆209Apr 15, 2026Updated 6 months ago
- IC implementation of Systolic Array for TPU☆385Oct 21, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A machine learning accelerator core designed for energy-efficient AI at the edge.☆2,673Updated this week
- End-to-End NPU: RTL systolic array → AXI4 SoC → TVM compiler → FPGA inference☆70Jul 29, 2026Updated 3 months ago
- Open-source Neural Processing Unit (NPU) from China ❤☆55Jan 29, 2025Updated last year
- A minimal tensor processing unit (TPU), inspired by Google's TPU V2 and V1☆1,414Apr 3, 2026Updated 7 months ago
- Open-source 8×8 INT8 systolic array inference accelerator — from RTL to bitstream☆28Aug 2, 2026Updated 3 months ago
- Python-first hardware construction toolkit with MLIR compilation, C++ simulation, and Verilog generation.☆44Updated this week
- This is a brand new implement of GPGPU called Koala GPU which will be compatible with NV GPU micro architecture starting from fermi. It s…☆20May 31, 2026Updated 5 months ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆72Updated this week
- Digital HDL Design Full-stack Agents☆227Oct 29, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A GPU built from scratch which can render graphics and train ML models☆17Jul 4, 2026Updated 4 months ago
- Berkeley's Spatial Array Generator☆1,549Updated this week
- Chisel implementation of Neural Processing Unit for System on the Chip☆39Updated this week
- ☆94Apr 22, 2025Updated last year
- Silicon-proven INT8 systolic NPU (8×8 MAC array) taped out on SkyWater 130nm via LibreLane. Features a custom 32-bit ISA, UART–APB host i…☆20May 24, 2026Updated 5 months ago
- A heterogeneous accelerator-centric compute cluster☆68Updated this week
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。☆338Aug 16, 2018Updated 8 years ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆37Aug 22, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆41Aug 13, 2024Updated 2 years ago
- CoralNPU behavior simulator based on MPACT-Sim☆29Oct 8, 2026Updated last month
- ☆258Jun 25, 2025Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆181May 10, 2025Updated last year
- Minimal FPGA hardware/software co-design demo with UART protocol, scratchpad memory, and an int8 dot-product accelerator, plus Python/C++…☆31May 12, 2026Updated 5 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆971Oct 26, 2026Updated last week
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆22Apr 12, 2026Updated 6 months ago
- Open-source, license-free MCP server for RTL waveform debug: reads FST waveforms (VCD/FSDB auto-convert) plus a SystemVerilog netlist, wi…☆272Oct 23, 2026Updated 2 weeks ago
- Personal Project, Implementation of tinyNPU☆13Oct 14, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SJTU MST3314 course project (CNN). A binary classification convolutional neural network in Verilog.☆15Mar 8, 2026Updated 7 months ago
- ☆27Oct 25, 2026Updated last week
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆28Jan 24, 2026Updated 9 months ago
- ☆55Aug 10, 2025Updated last year
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- Hardware accelerator for convolutional neural networks☆80Aug 9, 2022Updated 4 years ago
- A Fast, Low-Overhead On-chip Network☆371Updated this week