opensource NPU for LLM inference (this run gpt2)
☆257Feb 16, 2026Updated 7 months ago
Alternatives and similar repositories for tiny-NPU
Users that are interested in tiny-NPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FSA: Fusing FlashAttention within a Single Systolic Array☆201Apr 15, 2026Updated 5 months ago
- The official NaplesPU hardware code repository☆37Jul 27, 2019Updated 7 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆122Nov 26, 2025Updated 10 months ago
- Open-source Neural Processing Unit (NPU) from China ❤☆55Jan 29, 2025Updated last year
- A machine learning accelerator core designed for energy-efficient AI at the edge.☆2,583Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Digital HDL Design Full-stack Agents☆207Updated this week
- Chisel implementation of Neural Processing Unit for System on the Chip☆36Aug 21, 2026Updated last month
- Open-source 8×8 INT8 systolic array inference accelerator — from RTL to bitstream☆23Aug 2, 2026Updated last month
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆39Aug 13, 2024Updated 2 years ago
- IC implementation of Systolic Array for TPU☆371Oct 21, 2024Updated last year
- This is a brand new implement of GPGPU called Koala GPU which will be compatible with NV GPU micro architecture starting from fermi. It s…☆18May 31, 2026Updated 3 months ago
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆21Apr 12, 2026Updated 5 months ago
- CoralNPU behavior simulator based on MPACT-Sim☆28Jun 10, 2026Updated 3 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Berkeley's Spatial Array Generator☆1,485Updated this week
- A minimal tensor processing unit (TPU), inspired by Google's TPU V2 and V1☆1,383Apr 3, 2026Updated 5 months ago
- ☆46Sep 2, 2026Updated 3 weeks ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- ☆250Jun 25, 2025Updated last year
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆26Jan 28, 2026Updated 8 months ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 7 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Mar 4, 2024Updated 2 years ago
- A heterogeneous accelerator-centric compute cluster☆60Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆28Jan 24, 2026Updated 8 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆22Dec 10, 2022Updated 3 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆24Sep 10, 2026Updated 2 weeks ago
- "aura" my super-scalar O3 cpu core☆27May 25, 2024Updated 2 years ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆68Updated this week
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆21May 26, 2021Updated 5 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆40Dec 22, 2023Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆176May 10, 2025Updated last year
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Nov 27, 2025Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆62Jan 20, 2026Updated 8 months ago
- RV64GC Linux Capable RISC-V Core☆71Aug 7, 2026Updated last month
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆25Apr 25, 2025Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆57Sep 19, 2026Updated last week
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- The wafer-native AI accelerator simulation platform and inference engine.☆66Jan 1, 2026Updated 8 months ago
- ☆35Jul 9, 2025Updated last year