Open-source 8×8 INT8 systolic array inference accelerator — from RTL to bitstream
☆29Aug 2, 2026Updated 2 months ago
Alternatives and similar repositories for fpga-ai-accelerator
Users that are interested in fpga-ai-accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Official repository for CLASH, an inter-departmental robotics challenge. Build a bot that goes beyond line-following to sense, decide, an…☆13Oct 2, 2025Updated last year
- ☆22Aug 4, 2022Updated 4 years ago
- ☆11Feb 25, 2023Updated 3 years ago
- Silicon-proven INT8 systolic NPU (8×8 MAC array) taped out on SkyWater 130nm via LibreLane. Features a custom 32-bit ISA, UART–APB host i…☆20May 24, 2026Updated 5 months ago
- RISC-V Ibex core with Wishbone B4 interface☆22May 30, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- STM32F429 with OV7670 through DCMI on 800x600 LCD☆10Feb 15, 2017Updated 9 years ago
- opensource NPU for LLM inference (this run gpt2)☆289Feb 16, 2026Updated 8 months ago
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆16Aug 2, 2026Updated 2 months ago
- Cache-accel: FPGA Accelerated Multi-Core Cache Simulator☆14Mar 12, 2022Updated 4 years ago
- ☆19Jun 2, 2025Updated last year
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- Implementation of a Sub-Sampling PLL targeting SerDes Applications in SKYWATER PDK 130nm process☆10Apr 18, 2024Updated 2 years ago
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆11Jan 11, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- an attempt to implement CRYSTALS-Kyber PQC to Verilog☆12Jan 9, 2025Updated last year
- Implementations for all round-3 parameter sets of the PQC signature scheme Dilithium☆13Dec 17, 2021Updated 4 years ago
- Benchmark of precision-scalable MAC unit architectures for embedded neural-network processing☆10Oct 24, 2024Updated 2 years ago
- [ICCD26] A fast simulator for mixed-precision RRAM and SRAM compute-in-memory AI processors☆12Dec 11, 2025Updated 10 months ago
- This technology implements a PQC accelerator for FPGA-based SoCs using HLS. It supports CRYSTALS-Kyber (ML-KEM) and CRYSTALS-Dilithium (M…☆26Jul 16, 2025Updated last year
- ☆26Nov 4, 2023Updated 2 years ago
- Calibration and Depth Map Generation for Active and Passive Stereo Vision Systems.☆18Jan 30, 2026Updated 9 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆125Nov 26, 2025Updated 11 months ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆31May 20, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Ibex RISC-V core extended with hardware acceleration of cryptography functions☆14May 10, 2024Updated 2 years ago
- DCMI testing with STM32F429-DISCOVERY and OV9655 camera☆16Apr 15, 2016Updated 10 years ago
- Pequeno R5 (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32IM ISA.☆161Aug 21, 2026Updated 2 months ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆44Aug 9, 2025Updated last year
- Testfield: T593☆15Apr 27, 2026Updated 6 months ago
- AMD_Robotics_Hackathon_2025☆14Oct 22, 2026Updated last week
- An open-source 3D IC design platform that leverages existing open EDA tools while incorporating tailored abstractions and customizations …☆18Oct 29, 2024Updated 2 years ago
- Chisel RTL module of a unified ray tracer datapath pipeline. Supports ray-box intersection, ray-triangle intersection, acceleration for …☆16Jul 18, 2026Updated 3 months ago
- ☆16Mar 19, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 3 years ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- This is the AXI-to-APB bridge which only supports convert AXI-32bit to APB-32 bit☆14Jul 10, 2020Updated 6 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆17Aug 24, 2022Updated 4 years ago
- ☆10Jan 24, 2025Updated last year
- SPI-Programmable 4-Lane int8 SIMT GPU ASIC with hardware branch divergence and custom 16-bit ISA on the SKY130 PDK, TTSKY26c Tiny Tapeout…☆29Sep 7, 2026Updated last month
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆35Jun 5, 2021Updated 5 years ago