Digital HDL Design Full-stack Agents
☆221Oct 19, 2026Updated this week
Alternatives and similar repositories for digital-chip-design-agents
Users that are interested in digital-chip-design-agents are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a sta…☆55Oct 5, 2026Updated 2 weeks ago
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆33Sep 4, 2026Updated last month
- pyslang-mcp is a read-only Model Context Protocol server for compiler-backed Verilog and SystemVerilog analysis. It uses pyslang to parse…☆21Jun 14, 2026Updated 4 months ago
- Open-source, license-free MCP server for RTL waveform debug: reads FST waveforms (VCD/FSDB auto-convert) plus a SystemVerilog netlist, wi…☆248Updated this week
- Open-source, evidence-driven MCP server for RTL simulation debugging: correlate VCS/Xcelium logs, VCD/FSDB waveforms, SystemVerilog/UVM s…☆119Oct 13, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- opensource NPU for LLM inference (this run gpt2)☆283Feb 16, 2026Updated 8 months ago
- ☆15Oct 8, 2024Updated 2 years ago
- RTL agent team; Harness for Agentic hardware design and verificiation.☆61Oct 7, 2026Updated 2 weeks ago
- ARCH hardware description language and compiler☆78Updated this week
- libView is a GUI tool for library file cell information view and comparison.☆27Jul 24, 2023Updated 3 years ago
- [ICCD2026] CPPL: A Circuit Prompt Programming Language☆21Aug 19, 2026Updated 2 months ago
- This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis O…☆113Jul 29, 2025Updated last year
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆209Jan 28, 2026Updated 8 months ago
- AI-native Chiplet design flow based on open-source EDA toolchain☆49Aug 4, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆16May 6, 2026Updated 5 months ago
- Analog HDL Design Full-stack Agents☆22Jun 8, 2026Updated 4 months ago
- DeepGate3 for ICCAD2024☆14May 26, 2025Updated last year
- Python-first hardware construction toolkit with MLIR compilation, C++ simulation, and Verilog generation.☆40Updated this week
- Claude Code / Codex CLI skill that scaffolds a runnable UVM testbench (APB / AHB-Lite / AXI4-Lite + generic-bus fallback) from an IP sp…☆27Jul 14, 2026Updated 3 months ago
- 本项目是一个基于RISC-V指令集架构的向量处理器(Vector Processing Unit, VPU)设计，旨在实现RISC-V向量扩展(RVV)规范中定义的向量运算功能。涵盖了处理器设计、计算机体系结构和硬件描述语言编程等多个领域的知识。☆21May 8, 2025Updated last year
- ☆18Jul 26, 2026Updated 2 months ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆34Feb 24, 2026Updated 7 months ago
- A Claude Code plugin for process management from requirement sorting to delivery☆29Jun 4, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- UnityChip Verification AI-Agent☆232Updated this week
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆142Apr 11, 2025Updated last year
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Oct 7, 2026Updated 2 weeks ago
- An open framework for designing and deploying custom AI-driven HW/SW co-design flows fast☆109Updated this week
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆327Feb 9, 2025Updated last year
- dskill — SKILL Decompiler on RHEL7/CentOS7 (glibc 2.17). Binary-only release.☆18May 12, 2026Updated 5 months ago
- TinyWhisper: An Open-Source Fully-Integrated Multi-Mode Short-Wave Transmitter for Amateur Radio Applications in 130-nm CMOS☆24Oct 14, 2026Updated last week
- This is the repository for the IEEE version of the book☆87Sep 29, 2020Updated 6 years ago
- Collection for agent skills on analog and mixed-signal (AMS) IC (integrated circuit) design☆33Jun 5, 2026Updated 4 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SystemVerilog file list pruner☆19Sep 14, 2026Updated last month
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆1,145Updated this week
- ☆63May 22, 2026Updated 5 months ago
- ☆36Jun 18, 2026Updated 4 months ago
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.☆28Updated this week
- AI-Powered Hardware Design & Verification Copilot - Plugin for your CLI☆23Jul 12, 2026Updated 3 months ago