Digital HDL Design Full-stack Agents
☆231Nov 10, 2026Updated this week
Alternatives and similar repositories for digital-chip-design-agents
Users that are interested in digital-chip-design-agents are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆38Sep 4, 2026Updated 2 months ago
- VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a sta…☆55Oct 5, 2026Updated last month
- A Spec-to-RTL subsystem framework of CirbuildSTG, and a direct implementation of Spec2RTL-agent framework proposed by Yu, Zhongzhi, et al…☆16Apr 7, 2026Updated 7 months ago
- Analog HDL Design Full-stack Agents☆25Jun 8, 2026Updated 5 months ago
- HDL property graph☆26Aug 9, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- opensource NPU for LLM inference (this run gpt2)☆298Updated this week
- pyslang-mcp is a read-only Model Context Protocol server for compiler-backed Verilog and SystemVerilog analysis. It uses pyslang to parse…☆23Jun 14, 2026Updated 4 months ago
- Open-source, evidence-driven MCP server for RTL simulation debugging: correlate VCS/Xcelium logs, VCD/FSDB waveforms, SystemVerilog/UVM s…☆131Oct 13, 2026Updated 3 weeks ago
- ☆38Jun 18, 2026Updated 4 months ago
- ☆21Aug 19, 2026Updated 2 months ago
- dskill — SKILL Decompiler on RHEL7/CentOS7 (glibc 2.17). Binary-only release.☆18May 12, 2026Updated 6 months ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆210Jan 28, 2026Updated 9 months ago
- Open-source, license-free MCP server for RTL waveform debug: reads FST waveforms (VCD/FSDB auto-convert) plus a SystemVerilog netlist, wi…☆280Oct 23, 2026Updated 3 weeks ago
- A Claude Code plugin for process management from requirement sorting to delivery☆31Jun 4, 2026Updated 5 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- 12 agentic skills for analog IC design — architecture, sizing, verification, cross-model review, knowledge graph, and self-evolution. Wor…☆90Jul 2, 2026Updated 4 months ago
- libView is a GUI tool for library file cell information view and comparison.☆27Jul 24, 2023Updated 3 years ago
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- AI-native Chiplet design flow based on open-source EDA toolchain☆52Oct 29, 2026Updated 2 weeks ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆1,190Updated this week
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Oct 7, 2026Updated last month
- This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis O…☆112Jul 29, 2025Updated last year
- ☆15Oct 8, 2024Updated 2 years ago
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆44Nov 4, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ARCH hardware description language and compiler☆79Updated this week
- [ICCD2026] CPPL: A Circuit Prompt Programming Language☆21Aug 19, 2026Updated 2 months ago
- A Fast, Low-Overhead On-chip Network☆372Updated this week
- ☆16May 6, 2026Updated 6 months ago
- 本项目是一个基于RISC-V指令集架构的向量处理器(Vector Processing Unit, VPU)设计，旨在实现RISC-V向量扩展(RVV)规范中定义的向量运算功能。涵盖了处理器设计、计算机体系结构和硬件描述语言编程等多个领域的知识。☆21May 8, 2025Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago
- Bridge between LLM-Agent and Cadence Virtuoso. A new infrastructure for Agentic Analog and Mixed-Signal Design.☆1,043Updated this week
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆330Feb 9, 2025Updated last year
- ☆18Jul 26, 2026Updated 3 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- RTL agent team; Harness for Agentic hardware design and verificiation.☆67Updated this week
- An open framework for designing and deploying custom AI-driven HW/SW co-design flows fast☆129Updated this week
- UnityChip Verification AI-Agent☆239Updated this week
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆36Feb 24, 2026Updated 8 months ago
- DeepGate3 for ICCAD2024☆14Oct 25, 2026Updated 2 weeks ago
- Claude Code / Codex CLI skill that scaffolds a runnable UVM testbench (APB / AHB-Lite / AXI4-Lite + generic-bus fallback) from an IP sp…☆27Jul 14, 2026Updated 3 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆143Apr 11, 2025Updated last year
Are these results useful?