Digital HDL Design Full-stack Agents
☆175Jul 28, 2026Updated last week
Alternatives and similar repositories for digital-chip-design-agents
Users that are interested in digital-chip-design-agents are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a sta…☆41Updated this week
- pyslang-mcp is a read-only Model Context Protocol server for compiler-backed Verilog and SystemVerilog analysis. It uses pyslang to parse…☆20Jun 14, 2026Updated last month
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆24Jul 14, 2026Updated 3 weeks ago
- opensource NPU for LLM inference (this run gpt2)☆217Feb 16, 2026Updated 5 months ago
- RTL agent team; Harness for Agentic hardware design and verificiation.☆43Jul 17, 2026Updated 2 weeks ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- libView is a GUI tool for library file cell information view and comparison.☆27Jul 24, 2023Updated 3 years ago
- This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis O…☆98Jul 29, 2025Updated last year
- ☆16May 6, 2026Updated 2 months ago
- DeepGate3 for ICCAD2024☆14May 26, 2025Updated last year
- ☆17Jul 26, 2026Updated last week
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆205Jan 28, 2026Updated 6 months ago
- ☆15Oct 8, 2024Updated last year
- ARCH hardware description language and compiler☆73Updated this week
- Collection for agent skills on analog and mixed-signal (AMS) IC (integrated circuit) design☆28Jun 5, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆32Jun 18, 2026Updated last month
- AI-Powered Hardware Design & Verification Copilot - Plugin for your CLI☆22Jul 12, 2026Updated 3 weeks ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Jan 28, 2026Updated 6 months ago
- SystemVerilog file list pruner☆18Updated this week
- dskill — SKILL Decompiler on RHEL7/CentOS7 (glibc 2.17). Binary-only release.☆17May 12, 2026Updated 2 months ago
- 简洁的测试平台日志，波形(FSDB/VCD)，根因分析MCP Server. A Simple and Universal MCP Server to Debug Testbench Simulation Failures Via Log Parsing And Wave…☆61Updated this week
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆130Apr 11, 2025Updated last year
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.☆23Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A curated, community-maintained list of ML/LLM research and tools for integrated-circuit design — across the full flow.☆21Jun 30, 2026Updated last month
- CPPL: A Circuit Prompt Programming Language☆16May 29, 2026Updated 2 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆312Feb 9, 2025Updated last year
- RTL data structure☆69Apr 23, 2026Updated 3 months ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Jan 22, 2020Updated 6 years ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆957Updated this week
- UnityChip Verification AI-Agent☆199Jul 16, 2026Updated 2 weeks ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆31Feb 24, 2026Updated 5 months ago
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Open-source RTL logic simulator with CUDA acceleration☆289Sep 30, 2025Updated 10 months ago
- ☆15May 24, 2025Updated last year
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated 9 months ago
- This is the repository for the IEEE version of the book☆84Sep 29, 2020Updated 5 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆41Apr 13, 2025Updated last year
- ASIC implementation flow infrastructure, successor to OpenLane☆494Updated this week
- 本项目是一个基于RISC-V指令集架构的向量处理器(Vector Processing Unit, VPU)设计，旨在实现RISC-V向量扩展(RVV)规范中定义的向量运算功能。涵盖了处理器设计、计算机体系结构和硬件描述语言编程等多个领域的知识。☆20May 8, 2025Updated last year