In this tutorial, you learn how to implement a design from RTL-to-GDSII using Synopsys tools.
☆16Jun 28, 2025Updated last year
Alternatives and similar repositories for Synopsys-RTL-to-GDSII-Flow
Users that are interested in Synopsys-RTL-to-GDSII-Flow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆140Feb 22, 2024Updated 2 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆34Apr 29, 2024Updated 2 years ago
- ☆18Dec 13, 2022Updated 3 years ago
- RTL to GDS via Cadence Tools☆20May 17, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The initial version of paper" OpenACM: An Open-Source SRAM-Based Approximate CiM Compiler"☆23Jul 29, 2026Updated 2 months ago
- ☆20Sep 16, 2022Updated 4 years ago
- This repository contains solutions to the practice problems available on the HDLBits platform, which cover a wide range of topics in Digi…☆13Apr 24, 2023Updated 3 years ago
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated last year
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆33Feb 11, 2024Updated 2 years ago
- ☆31Feb 22, 2024Updated 2 years ago
- SPIREG - SPI slave logic for register access☆11Nov 12, 2025Updated 11 months ago
- This repo contains the skeleton scripts for running a full RTL2GDS flow using Cadence tools, as demonstrated in the Full RTL2GDS Demo pre…☆91Oct 18, 2025Updated last year
- Major project - kannada LLM for farmers☆12May 20, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Low Power VLSI Design Concepts & Interview Questions for Top Semiconductor MNCs☆12Jan 12, 2023Updated 3 years ago
- Code for: Algorithm-hardware co-design of neuromorphic networks with dual memory pathways☆17Sep 18, 2026Updated last month
- Hadamard-Preconditioned Adaptive Rotation Processor for Extreme LLM Quantization (EMNLP 2026)☆24Oct 14, 2026Updated last week
- 西北工业大学计算机组成原理实验源码☆10Sep 20, 2024Updated 2 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆18Oct 16, 2021Updated 5 years ago
- ☆16May 23, 2024Updated 2 years ago
- ☆14Nov 18, 2025Updated 11 months ago
- Generic memory implementations☆12Feb 6, 2024Updated 2 years ago
- Repository to hold fabscalar project and simulations☆13Mar 17, 2015Updated 11 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A risc-v simulator based on SystrmC☆14Jan 7, 2022Updated 4 years ago
- ORPSoC fork (from git://openrisc.net/stefan/orpsoc) for de0_nano board with custom made expansion board☆12Sep 26, 2013Updated 13 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆14Jul 11, 2018Updated 8 years ago
- iEDA water-drop training initiative☆14Sep 10, 2024Updated 2 years ago
- ☆43Sep 30, 2025Updated last year
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆24Aug 10, 2023Updated 3 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 5 years ago
- A FPGA layer 2 network switch with the unique ability of having virtual ports that can transmit and receive UDP data.☆13Jul 24, 2026Updated 3 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆56Jan 4, 2022Updated 4 years ago
- SystemVerilog implementation of a Dynamically Weighted Round Robin arbiter☆14Mar 21, 2017Updated 9 years ago
- ☆15Jul 7, 2020Updated 6 years ago
- A simple baremetal program template for RISC-V inspired from riscv benchmark tests☆12Apr 17, 2018Updated 8 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- ☆20Feb 12, 2025Updated last year
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆16Aug 25, 2023Updated 3 years ago