A minimal tensor processing unit (TPU), inspired by Google's TPU V2 and V1
☆1,205Mar 23, 2026Updated this week
Alternatives and similar repositories for tiny-tpu
Users that are interested in tiny-tpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Compiler for high-level ML libraries to run your models on edge☆12Jun 26, 2025Updated 8 months ago
- a mini 2x2 systolic array and PE demo☆70Dec 21, 2025Updated 3 months ago
- A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1.☆199Aug 10, 2024Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆191Jan 8, 2026Updated 2 months ago
- A minimal GPU design in Verilog to learn how GPUs work from the ground up☆11,969Aug 18, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆744Dec 6, 2017Updated 8 years ago
- ☆18Dec 27, 2024Updated last year
- A zero-cost, open-source desktop AI assistant that understands your screen and responds in real time (with cua)☆24Mar 6, 2026Updated 2 weeks ago
- ☆68Apr 22, 2025Updated 11 months ago
- Pytorch script hot swap: Change code without unloading your LLM from VRAM☆125Apr 21, 2025Updated 11 months ago
- Advanced Architecture Labs with CVA6☆79Jan 16, 2024Updated 2 years ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,292Nov 22, 2024Updated last year
- GPU programming related news and material links☆2,060Mar 8, 2026Updated 2 weeks ago
- ☆1,939Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- GPGPU supporting RISCV-V, developed with verilog HDL☆145Feb 24, 2025Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- Allo Accelerator Design and Programming Framework (PLDI'24)☆366Mar 13, 2026Updated last week
- Berkeley's Spatial Array Generator☆1,251Updated this week
- Repository to host and maintain SCALE-Sim code☆436Feb 2, 2026Updated last month
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 8 months ago
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 10 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆58Nov 22, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A machine learning accelerator core designed for energy-efficient AI at the edge.☆2,178Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆877Mar 16, 2026Updated last week
- TensaLang is a Tensor-first programming language, compiler, and runtime that let you write the Model’s inference engine (e.g. LLMs) and s…☆74Feb 20, 2026Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,157Feb 21, 2026Updated last month
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- IC implementation of Systolic Array for TPU☆343Oct 21, 2024Updated last year
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆50Jan 2, 2025Updated last year
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆506Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆164May 10, 2025Updated 10 months ago
- Tile primitives for speedy kernels☆3,244Mar 17, 2026Updated last week
- ☆12Sep 18, 2024Updated last year
- Open-source high-performance RISC-V processor☆6,915Updated this week
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- Veryl: A Modern Hardware Description Language☆907Updated this week