A minimal tensor processing unit (TPU), inspired by Google's TPU V2 and V1
☆1,265Apr 3, 2026Updated last month
Alternatives and similar repositories for tiny-tpu
Users that are interested in tiny-tpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- a mini 2x2 systolic array and PE demo☆71Dec 21, 2025Updated 4 months ago
- A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1.☆200Aug 10, 2024Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆198Jan 8, 2026Updated 3 months ago
- A minimal GPU design in Verilog to learn how GPUs work from the ground up☆12,335Aug 18, 2024Updated last year
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆750Dec 6, 2017Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆20Dec 27, 2024Updated last year
- ☆71Apr 22, 2025Updated last year
- GPGPU supporting RISCV-V, developed with verilog HDL☆148Feb 24, 2025Updated last year
- Repository to host and maintain SCALE-Sim code☆456Feb 2, 2026Updated 3 months ago
- Advanced Architecture Labs with CVA6☆82Jan 16, 2024Updated 2 years ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,309Nov 22, 2024Updated last year
- Pytorch script hot swap: Change code without unloading your LLM from VRAM☆125Apr 21, 2025Updated last year
- ☆1,996Updated this week
- An inhouse RISC-V 32-bits CPU☆18Feb 12, 2026Updated 2 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- GPU programming related news and material links☆2,120Mar 8, 2026Updated last month
- A machine learning accelerator core designed for energy-efficient AI at the edge.☆2,250Updated this week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated 2 months ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆373Mar 13, 2026Updated last month
- Berkeley's Spatial Array Generator☆1,294Mar 29, 2026Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,170Feb 21, 2026Updated 2 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated 10 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆60Nov 22, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- TensaLang is a Tensor-first programming language, compiler, and runtime that let you write the Model’s inference engine (e.g. LLMs) and s…☆74Feb 20, 2026Updated 2 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆895Apr 27, 2026Updated last week
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆53Jan 2, 2025Updated last year
- IC implementation of Systolic Array for TPU☆353Oct 21, 2024Updated last year
- The official NaplesPU hardware code repository☆24Jul 27, 2019Updated 6 years ago
- My 6502 project in a PC104 like formfactor☆37Apr 18, 2026Updated 2 weeks ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆525Apr 27, 2026Updated last week
- verilog实现TPU中的脉动阵列计算卷积的module☆167May 10, 2025Updated 11 months ago
- ☆12Sep 18, 2024Updated last year
- Tile primitives for speedy kernels☆3,336Updated this week
- Open-source high-performance RISC-V processor☆6,996Updated this week
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- Veryl: A Modern Hardware Description Language☆925Updated this week