A minimal tensor processing unit (TPU), inspired by Google's TPU V2 and V1
☆1,331Apr 3, 2026Updated 3 months ago
Alternatives and similar repositories for tiny-tpu
Users that are interested in tiny-tpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1.☆203Aug 10, 2024Updated last year
- a mini 2x2 systolic array and PE demo☆73Dec 21, 2025Updated 6 months ago
- A minimal GPU design in Verilog to learn how GPUs work from the ground up☆12,667Aug 18, 2024Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆209Jan 8, 2026Updated 5 months ago
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆768Dec 6, 2017Updated 8 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆22Dec 27, 2024Updated last year
- The official NaplesPU hardware code repository☆32Jul 27, 2019Updated 6 years ago
- ☆76Apr 22, 2025Updated last year
- Share your GPU without MIG or MPS☆50Jan 27, 2026Updated 5 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆172Apr 15, 2026Updated 2 months ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆155Feb 24, 2025Updated last year
- Advanced Architecture Labs with CVA6☆82Jan 16, 2024Updated 2 years ago
- Repository to host and maintain SCALE-Sim code☆483Jun 27, 2026Updated last week
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,339Nov 22, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Pytorch script hot swap: Change code without unloading your LLM from VRAM☆125Apr 21, 2025Updated last year
- ☆2,134Updated this week
- Berkeley's Spatial Array Generator☆1,380Updated this week
- GPU programming related news and material links☆2,206Jun 15, 2026Updated 2 weeks ago
- A machine learning accelerator core designed for energy-efficient AI at the edge.☆2,424Jun 26, 2026Updated last week
- IC implementation of Systolic Array for TPU☆365Oct 21, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆18Jun 26, 2026Updated last week
- Allo Accelerator Design and Programming Framework (PLDI'24)☆388Jun 19, 2026Updated 2 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,183Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An inhouse RISC-V 32-bits CPU☆20Feb 12, 2026Updated 4 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated last year
- TensaLang is a Tensor-first programming language, compiler, and runtime that let you write the Model’s inference engine (e.g. LLMs) and s…☆76Feb 20, 2026Updated 4 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆922Jun 27, 2026Updated last week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆244May 12, 2026Updated last month
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 9 years ago
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆56Jan 2, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- My 6502 project in a PC104 like formfactor☆38Apr 18, 2026Updated 2 months ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆556Jun 26, 2026Updated last week
- ☆12Sep 18, 2024Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆173May 10, 2025Updated last year
- Tile primitives for speedy kernels☆3,497Jun 15, 2026Updated 2 weeks ago
- Open-source high-performance RISC-V processor☆7,106Updated this week