A minimal tensor processing unit (TPU), inspired by Google's TPU V2 and V1
☆1,234Apr 3, 2026Updated last week
Alternatives and similar repositories for tiny-tpu
Users that are interested in tiny-tpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Compiler for high-level ML libraries to run your models on edge☆12Jun 26, 2025Updated 9 months ago
- a mini 2x2 systolic array and PE demo☆71Dec 21, 2025Updated 3 months ago
- A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1.☆202Aug 10, 2024Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆197Jan 8, 2026Updated 3 months ago
- A minimal GPU design in Verilog to learn how GPUs work from the ground up☆12,136Aug 18, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆746Dec 6, 2017Updated 8 years ago
- ☆20Dec 27, 2024Updated last year
- open-source assistant with computer use agents☆24Mar 6, 2026Updated last month
- ☆69Apr 22, 2025Updated 11 months ago
- Pytorch script hot swap: Change code without unloading your LLM from VRAM☆125Apr 21, 2025Updated 11 months ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆146Feb 24, 2025Updated last year
- Advanced Architecture Labs with CVA6☆82Jan 16, 2024Updated 2 years ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,302Nov 22, 2024Updated last year
- ☆1,961Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Repository to host and maintain SCALE-Sim code☆446Feb 2, 2026Updated 2 months ago
- An inhouse RISC-V 32-bits CPU☆18Feb 12, 2026Updated 2 months ago
- GPU programming related news and material links☆2,093Mar 8, 2026Updated last month
- A machine learning accelerator core designed for energy-efficient AI at the edge.☆2,214Updated this week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated last month
- Allo Accelerator Design and Programming Framework (PLDI'24)☆369Mar 13, 2026Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,162Feb 21, 2026Updated last month
- Berkeley's Spatial Array Generator☆1,270Mar 29, 2026Updated 2 weeks ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 9 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆60Nov 22, 2023Updated 2 years ago
- TensaLang is a Tensor-first programming language, compiler, and runtime that let you write the Model’s inference engine (e.g. LLMs) and s…☆74Feb 20, 2026Updated last month
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆880Apr 4, 2026Updated last week
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆51Jan 2, 2025Updated last year
- IC implementation of Systolic Array for TPU☆347Oct 21, 2024Updated last year
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆516Apr 8, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆164May 10, 2025Updated 11 months ago
- ☆12Sep 18, 2024Updated last year
- Open-source high-performance RISC-V processor☆6,970Updated this week
- Tile primitives for speedy kernels☆3,312Apr 8, 2026Updated last week
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆99Apr 6, 2026Updated last week