A minimal tensor processing unit (TPU), inspired by Google's TPU V2 and V1
☆1,411Apr 3, 2026Updated 6 months ago
Alternatives and similar repositories for tiny-tpu
Users that are interested in tiny-tpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A machine learning accelerator core designed for energy-efficient AI at the edge.☆2,656Updated this week
- A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1.☆206Aug 10, 2024Updated 2 years ago
- a mini 2x2 systolic array and PE demo☆75Dec 21, 2025Updated 10 months ago
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆807Dec 6, 2017Updated 8 years ago
- opensource NPU for LLM inference (this run gpt2)☆290Feb 16, 2026Updated 8 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆176Jan 4, 2026Updated 9 months ago
- A minimal GPU design in Verilog to learn how GPUs work from the ground up☆13,159Aug 18, 2024Updated 2 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆208Apr 15, 2026Updated 6 months ago
- Berkeley's Spatial Array Generator☆1,543Oct 27, 2026Updated last week
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆583Jan 5, 2019Updated 7 years ago
- ☆2,367Updated this week
- A custom AI chip to be taped out soon!☆56Oct 21, 2026Updated last week
- Small-scale Tensor Processing Unit built on an FPGA☆230Aug 4, 2019Updated 7 years ago
- minimal compiler☆24Feb 19, 2026Updated 8 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆26Updated this week
- RV64GC Linux Capable RISC-V Core☆72Aug 7, 2026Updated 2 months ago
- Hardware acceleration for transformer attention mechanisms on NVIDIA Deep Learning Accelerator (NVDLA), enabling efficient inference of…☆20Mar 30, 2025Updated last year
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,400Nov 22, 2024Updated last year
- ☆93Apr 22, 2025Updated last year
- An AI accelerator implementation with Xilinx FPGA☆136Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,180Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,214Updated this week
- ☆267Apr 8, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Curriculum for a university course to teach chip design using open source EDA tools☆180Oct 21, 2023Updated 3 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆179Oct 26, 2026Updated last week
- ☆21Jan 13, 2026Updated 9 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆294Updated this week
- IC implementation of Systolic Array for TPU☆382Oct 21, 2024Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,327Sep 18, 2021Updated 5 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆970Oct 26, 2026Updated last week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆657Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,742Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,442Updated this week
- a mini TPU with floating point arithmetic☆53Dec 22, 2025Updated 10 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆218Oct 23, 2026Updated last week
- Open-source high-performance RISC-V processor☆7,357Updated this week
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆22Apr 12, 2026Updated 6 months ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆181Mar 5, 2025Updated last year