tiny-tpu-v2 / tiny-tpuLinks
A minimal tensor processing unit (TPU), inspired by Google's TPU V2 and V1
☆1,161Updated 5 months ago
Alternatives and similar repositories for tiny-tpu
Users that are interested in tiny-tpu are comparing it to the libraries listed below
Sorting:
- A machine learning accelerator core designed for energy-efficient AI at the edge.☆2,040Updated this week
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆731Updated 8 years ago
- A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1.☆194Updated last year
- CUDA Tile IR is an MLIR-based intermediate representation and compiler infrastructure for CUDA kernel optimization, focusing on tile-base…☆823Updated 3 weeks ago
- Run 64-bit Linux on LiteX + RocketChip☆209Updated 3 months ago
- Machine-Learning Accelerator System Exploration Tools☆197Updated 2 weeks ago
- Tenstorrent's MLIR Based Compiler. We aim to enable developers to run AI on all configurations of Tenstorrent hardware, through an open-s…☆183Updated last week
- ☆308Updated this week
- Tenstorrent TT-BUDA Repository☆314Updated 10 months ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,239Updated last year
- TT-NN operator library, and TT-Metalium low level kernel programming model.☆1,332Updated last week
- ☆119Updated 2 years ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆343Updated this week
- Visualization of cache-optimized matrix multiplication☆157Updated 10 months ago
- Nvidia Instruction Set Specification Generator☆311Updated last year
- Open source machine learning accelerators☆397Updated last year
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆580Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆226Updated 3 weeks ago
- Tilus is a tile-level kernel programming language with explicit control over shared memory and registers.☆440Updated last month
- A custom AI chip to be taped out soon!☆41Updated last month
- a mini 2x2 systolic array and PE demo☆68Updated last month
- ☆161Updated last month
- Berkeley's Spatial Array Generator☆1,215Updated this week
- Tenstorrent MLIR compiler☆248Updated this week
- ☆1,877Updated last week
- List of awesome semiconductor startups☆701Updated 6 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆483Updated this week
- Communication framework for RTL simulation and emulation.☆308Updated last month
- Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit☆175Updated last year
- Fast and Furious AMD Kernels☆348Updated 2 weeks ago