A minimal RTL implementation of llama2.c stories260K forward inference on FPGA
☆24May 30, 2026Updated 5 months ago
Alternatives and similar repositories for llama2.c-260k-rtl-fpga
Users that are interested in llama2.c-260k-rtl-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PCCX v002 KV260 board/model integration and verification, consuming a pinned reusable core. Operated by Altifigence.☆21Sep 27, 2026Updated last month
- HB-NPU simulator runs the HB-DRAM PNM accelerator, HB-NPU, based on DRAMsim3 open source DRAM simulator.☆14Oct 21, 2026Updated 3 weeks ago
- A Lean-embedded framework to verify Verilog modules☆17Oct 6, 2026Updated last month
- A small coding agent. Rust and OpenAI's gpt-oss-20b☆18Aug 10, 2025Updated last year
- ☆14Aug 17, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 7 years ago
- ISP☆14Nov 25, 2023Updated 2 years ago
- ☆36Updated this week
- A Verilog (specifically, System Verilog) implementation of the not-yet-finalized SHA-3 winner, Keccak.☆15Apr 8, 2026Updated 7 months ago
- opensource NPU for LLM inference (this run gpt2)☆298Updated this week
- ☆19Oct 23, 2025Updated last year
- SystemVerilog AXI verification library and video-DMA IP: AXI4/Lite/Stream BFMs, triple-buffer VDMA, and multi-tap temporal VDMA with byte…☆30Jul 5, 2026Updated 4 months ago
- A System on a Chip Implementation for the XuLA2-LX25 board☆17Dec 13, 2018Updated 7 years ago
- This repository contains full code of Softmax Layer in Verilog☆22Jul 29, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.☆26Updated this week
- Lecture Material on Deep Learning Inference using FPGA☆13Jun 9, 2020Updated 6 years ago
- A simple adder implementation and verification using UVM 1.2☆11Nov 19, 2019Updated 6 years ago
- A PICO-8-compatible fantasy console for the Adafruit Fruit Jam (RP2350B).☆18Mar 10, 2026Updated 8 months ago
- Your diagrams, as requested. A clean-room, headless Rust core for Visio's .vsdx files and ShapeSheet, with a CLI and an MCP server.☆26Updated this week
- EE577b-Course-Project☆19May 6, 2020Updated 6 years ago
- Firmware for the Waveshare ESP32-S3-RLCD-4.2 running as a TRMNL BYOS client against a server☆18Jun 21, 2026Updated 4 months ago
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 8 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An experimental edge key-value database built on top of FoundationDB.☆11Jan 9, 2025Updated last year
- Verilog Ethernet Switch (layer 2)☆60Oct 18, 2023Updated 3 years ago
- ☆19Jul 1, 2026Updated 4 months ago
- Gem5 with PCI Express integrated.☆26Sep 29, 2018Updated 8 years ago
- Distributed, consistent and highly available key-value storage system (using LevelDB) based on Raft consensus algorithm.☆10Apr 14, 2016Updated 10 years ago
- A GPU built from scratch which can render graphics and train ML models☆17Jul 4, 2026Updated 4 months ago
- Hardware accelerator for convolutional neural networks☆80Aug 9, 2022Updated 4 years ago
- ISEDA'26 LEGO official Repo☆31Apr 8, 2026Updated 7 months ago
- TP-Link Kasa smart plug/bulb adapter for WebThings Gateway☆16Dec 15, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An almost empty chisel project as a starting point for hardware design☆39Jan 27, 2025Updated last year
- Demo SoC for SiliconCompiler.☆64Jul 2, 2026Updated 4 months ago
- Custom firmata firmware sketch for the Circuit Playground board.☆19Mar 14, 2022Updated 4 years ago
- Pastry DHT implementation with a standalone libp2p compatible node☆12Jun 22, 2020Updated 6 years ago
- ChipSeeker（本地免费版，已停止更新）☆32Sep 14, 2026Updated last month
- ☆144Jul 23, 2026Updated 3 months ago
- Claude Code skills & agents that automate a full RTL/Verilog design flow - architecture, RTL coding, lint, simulation, self-checking test…☆21Jun 10, 2026Updated 5 months ago
Are these results useful?