CoralNPU behavior simulator based on MPACT-Sim
☆28Oct 8, 2026Updated this week
Alternatives and similar repositories for coralnpu-mpact
Users that are interested in coralnpu-mpact are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆34Sep 28, 2026Updated last week
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated last month
- ☆61Updated this week
- ☆18Aug 17, 2026Updated last month
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Oct 2, 2026Updated last week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Andes Vector Extension support added to riscv-dv☆19May 29, 2020Updated 6 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆37Updated this week
- ☆15Apr 28, 2026Updated 5 months ago
- A simple C++ CMake project to jump-start development of SystemC models and systems☆31Nov 24, 2024Updated last year
- ☆41Oct 21, 2025Updated 11 months ago
- A machine learning accelerator core designed for energy-efficient AI at the edge.☆2,589Updated this week
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆25Nov 9, 2025Updated 11 months ago
- ☆47Sep 2, 2026Updated last month
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆25Apr 25, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The SoC Design for Time-Sensitive Networking (TSN)☆25Dec 5, 2025Updated 10 months ago
- A fork of Xiangshan for AI☆59Updated this week
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 3 years ago
- This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.☆24Updated this week
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆36Feb 20, 2024Updated 2 years ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 5 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆39Oct 23, 2025Updated 11 months ago
- TAIDL: Tensor Accelerator ISA Definition Language☆22Apr 28, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PCCX v002 KV260 board/model integration and verification, consuming a pinned reusable core. Operated by Altifigence.☆20Sep 27, 2026Updated 2 weeks ago
- ☆20Feb 25, 2026Updated 7 months ago
- RSSI-based OFDM signal classification using a machine learning algorithm.☆12May 15, 2018Updated 8 years ago
- ☆27Oct 1, 2026Updated last week
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆49Jul 25, 2024Updated 2 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated last month
- ☆22Dec 27, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆17Mar 8, 2026Updated 7 months ago
- ☆16May 9, 2022Updated 4 years ago
- ☆22Feb 9, 2026Updated 8 months ago
- Scalable Interface for RISC-V ISA Extensions☆26Aug 13, 2026Updated last month
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆14Sep 28, 2022Updated 4 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago