CoralNPU behavior simulator based on MPACT-Sim
☆25Jun 10, 2026Updated 2 months ago
Alternatives and similar repositories for coralnpu-mpact
Users that are interested in coralnpu-mpact are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆32Jun 15, 2026Updated last month
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Mar 3, 2026Updated 5 months ago
- ☆54Jun 15, 2026Updated last month
- ☆18Apr 17, 2026Updated 3 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆18Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 6 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆34Updated this week
- ☆14Apr 28, 2026Updated 3 months ago
- A simple C++ CMake project to jump-start development of SystemC models and systems☆31Nov 24, 2024Updated last year
- ☆41Oct 21, 2025Updated 9 months ago
- A machine learning accelerator core designed for energy-efficient AI at the edge.☆2,503Updated this week
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆24Nov 9, 2025Updated 9 months ago
- ☆44Jul 23, 2026Updated 2 weeks ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆25Apr 25, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The SoC Design for Time-Sensitive Networking (TSN)☆23Dec 5, 2025Updated 8 months ago
- A fork of Xiangshan for AI☆56Updated this week
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.☆19Updated this week
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆35Feb 20, 2024Updated 2 years ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆38Oct 23, 2025Updated 9 months ago
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- KV260 integration lane for PCCX™ v002 LLM IP-core bring-up, validation, and board/runtime evidence.☆17Jun 3, 2026Updated 2 months ago
- ☆18Feb 25, 2026Updated 5 months ago
- RSSI-based OFDM signal classification using a machine learning algorithm.☆12May 15, 2018Updated 8 years ago
- ☆26Jul 22, 2026Updated 2 weeks ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆49Jul 25, 2024Updated 2 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- ☆22Dec 27, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆16Mar 8, 2026Updated 5 months ago
- ☆17May 9, 2022Updated 4 years ago
- ☆18Feb 9, 2026Updated 6 months ago
- Scalable Interface for RISC-V ISA Extensions☆26Jul 22, 2026Updated 2 weeks ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago