Minimal FPGA hardware/software co-design demo with UART protocol, scratchpad memory, and an int8 dot-product accelerator, plus Python/C++ runtimes.
☆27May 12, 2026Updated 2 months ago
Alternatives and similar repositories for TinyCoDesign
Users that are interested in TinyCoDesign are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The MEISHA V100 contains four 64-bit RISC-V RV64GC，a 5-stage in-order scalar pipeline, comprehensive peripherals and interfaces. The syst…☆20Feb 2, 2026Updated 5 months ago
- ☆35May 25, 2026Updated last month
- ☆97Jun 29, 2026Updated 2 weeks ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 使用FPGA实现CNN模型☆15Jun 21, 2019Updated 7 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- Example SystemVerilog UVM Environment☆10Jun 23, 2015Updated 11 years ago
- ☆151May 4, 2026Updated 2 months ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆38Aug 13, 2024Updated last year
- ☆40Jul 22, 2025Updated 11 months ago
- The official NaplesPU hardware code repository☆35Jul 27, 2019Updated 6 years ago
- ☆18Jun 29, 2026Updated 2 weeks ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- C++ code and MATLAB utilities for loading patterns onto TI DLP Digital Micromirror Device (DMD)☆14Dec 19, 2020Updated 5 years ago
- ☆11Feb 12, 2026Updated 5 months ago
- Event-based Framework for Dynamic Object Tracking☆11Feb 22, 2021Updated 5 years ago
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 5 years ago
- LC6500DMD python control☆11Nov 15, 2016Updated 9 years ago
- Fork from Hyperledger/caliper☆10Dec 3, 2018Updated 7 years ago
- 一个简易的包含登录登出发表帖子修改个人信息的社区项目☆12Dec 11, 2022Updated 3 years ago
- 保存（原）东京工业大学IGP群的资料☆15Oct 10, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- UnityChip Verification AI-Agent☆188Updated this week
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- ☆12Feb 7, 2023Updated 3 years ago
- uvm_axi is a uvm package for modeling and verifying AXI protocol☆22Feb 7, 2025Updated last year
- Design, fabrication, and assembly files for CMOS imaging sensor PCB☆15Mar 16, 2017Updated 9 years ago
- WPS for Linux字体缺失☆15Oct 16, 2020Updated 5 years ago
- Building a Mechanical Keyboard From Scratch☆27Sep 5, 2022Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- An Open-Hardware CGRA for accelerated computation on the edge.☆54Oct 31, 2025Updated 8 months ago
- General Purpose AXI Direct Memory Access☆75May 12, 2024Updated 2 years ago
- Infinite-ISP Image Signal Processing Pipeline FPGA Binaries for XCK26 Zynq® UltraScale+™ MPSoC present on Xilinx® Kria™ KV260 Vision AI S…☆17Dec 30, 2024Updated last year
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- A fork of Xiangshan for AI☆53Updated this week
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- AI-native Chiplet design flow based on open-source EDA toolchain☆35Jun 1, 2026Updated last month