DawnCarol / microarchLinks
☆214Updated last week
Alternatives and similar repositories for microarch
Users that are interested in microarch are comparing it to the libraries listed below
Sorting:
- 体系结构研讨 + ysyx高阶大纲 (WIP☆193Updated last year
- Collect some IC textbooks for learning.☆180Updated 3 years ago
- ☆215Updated 6 months ago
- ☆122Updated last week
- ☆91Updated 3 months ago
- Documentation for XiangShan☆431Updated 2 weeks ago
- ☆159Updated 2 weeks ago
- Modern co-simulation framework for RISC-V CPUs☆166Updated last week
- ☆89Updated last month
- XiangShan Frontend Develop Environment☆68Updated last week
- ☆125Updated 3 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆217Updated last month
- ☆67Updated last year
- A Study of the SiFive Inclusive L2 Cache☆70Updated 2 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 4 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- Super fast RISC-V ISA emulator for XiangShan processor☆303Updated last week
- AXI协议规范中文翻译版☆170Updated 3 years ago
- 香山微架构开放验证第一期：昆明湖BPU模块UT测 试模块及环境☆29Updated last year
- GPGPU supporting RISCV-V, developed with verilog HDL☆135Updated 10 months ago
- ☆72Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆156Updated 10 months ago
- An exquisite superscalar RV32GC processor.☆162Updated 11 months ago
- ☆69Updated 11 months ago
- 一生一芯的信息发布和内容网站☆136Updated 2 years ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统，深度学习， LLVM，性能剖视， Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆78Updated 5 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆858Updated last week
- RISC-V SystemC-TLM simulator☆335Updated 2 months ago
- A RISC-V RV32I ISA Single Cycle CPU☆25Updated 7 months ago
- ☆47Updated 3 years ago