☆293Sep 20, 2026Updated last month
Alternatives and similar repositories for microarch
Users that are interested in microarch are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆258Jun 25, 2025Updated last year
- ☆11Apr 6, 2025Updated last year
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆683Aug 13, 2024Updated 2 years ago
- OpenXuantie - OpenC910 Core☆1,494Jun 28, 2024Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆971Oct 26, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆221Sep 24, 2026Updated last month
- commit rtl and build cosim env☆16Feb 15, 2024Updated 2 years ago
- Open-source high-performance RISC-V processor☆7,369Updated this week
- A Study of the SiFive Inclusive L2 Cache☆71Dec 27, 2023Updated 2 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆39Oct 27, 2026Updated last week
- gem5 FS模式实验手册☆49Mar 8, 2023Updated 3 years ago
- opensource NPU for LLM inference (this run gpt2)☆295Feb 16, 2026Updated 8 months ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆41Aug 13, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划☆390May 5, 2024Updated 2 years ago
- ☆91Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,448Updated this week
- The official NaplesPU hardware code repository☆37Jul 27, 2019Updated 7 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆70Oct 29, 2026Updated last week
- A Fast, Low-Overhead On-chip Network☆371Updated this week
- ☆11Jan 9, 2021Updated 5 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆24Jun 30, 2024Updated 2 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆249Jul 16, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simple AMBA VIP, Include axi/ahb/apb☆36Jul 4, 2024Updated 2 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆39Updated this week
- commit rtl and build cosim env☆36Mar 29, 2024Updated 2 years ago
- ☆22Nov 3, 2025Updated last year
- ☆16Jul 16, 2026Updated 3 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,281Updated this week
- ☆169Updated this week
- Random instruction generator for RISC-V processor verification☆1,376Oct 28, 2026Updated last week
- This is a brand new implement of GPGPU called Koala GPU which will be compatible with NV GPU micro architecture starting from fermi. It s…☆20May 31, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher☆40Nov 9, 2022Updated 3 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆14Aug 9, 2019Updated 7 years ago
- [TACO 2024] A hardware prefetching framework employing Tyche, a hardware prefetcher designed for indirect memory access patterns.☆25Apr 15, 2024Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆159Updated this week
- ☆2,386Updated this week
- Cycle Accurate Network-on-Chip Simulator☆38Jul 11, 2026Updated 3 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago