RongyeL / EasyAXILinks
☆56Updated 2 weeks ago
Alternatives and similar repositories for EasyAXI
Users that are interested in EasyAXI are comparing it to the libraries listed below
Sorting:
- AXI协议规范中文翻译版☆160Updated 3 years ago
- AXI总线连接器☆103Updated 5 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated 2 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆107Updated this week
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆192Updated 9 months ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆94Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- FPGA实现简单的图像处理算法☆49Updated 2 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆214Updated 2 years ago
- CPU Design Based on RISCV ISA☆121Updated last year
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆54Updated last year
- ☆148Updated this week
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆202Updated last year
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- 2023集创赛紫光同创杯一等奖项目☆120Updated last year
- Vivado诸多IP,包括图像处理等☆226Updated last year
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆242Updated last year
- ☆68Updated 9 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- Cortex M0 based SoC☆74Updated 3 years ago
- fpga跑sobel识别算法☆38Updated 4 years ago
- AMBA bus lecture material☆460Updated 5 years ago
- this repository is vim cfg for verilog.☆50Updated last year
- This is for uvm_tb_gen☆35Updated 6 months ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆256Updated 7 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year