☆133May 30, 2026Updated 3 months ago
Alternatives and similar repositories for EasyAXI
Users that are interested in EasyAXI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆35Jul 9, 2025Updated last year
- biRISC-V - 32-bit dual issue RISC-V CPU Software Environment☆17Jun 24, 2021Updated 5 years ago
- ☆81Aug 30, 2022Updated 4 years ago
- 一个极其简易的RV32I指令集单核MCU，用户级与特权级支持，仅运行机器模式。☆67Aug 28, 2026Updated last week
- A Fast, Low-Overhead On-chip Network☆341Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Verilog AXI components for FPGA implementation☆2,128Feb 27, 2025Updated last year
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆27Jun 30, 2025Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 10 years ago
- An Open-Source Processor for Accelerating Spiking Neural Network☆14Sep 30, 2022Updated 3 years ago
- A RV32I pipeline CPU and applications transplanted from AM, NJU-Project-N☆13Feb 25, 2022Updated 4 years ago
- 给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行☆19Aug 26, 2019Updated 7 years ago
- fpga based nes box☆23Sep 20, 2021Updated 4 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆196Apr 15, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Convolutional Neural Network Accelerator implementation on FPGA, xilinx （xczu7ev-ffvc1156-2-i）, The inference of yolov8 took 60ms.☆576Jul 17, 2025Updated last year
- A Claude Code plugin for process management from requirement sorting to delivery☆28Jun 4, 2026Updated 3 months ago
- ☆62Feb 18, 2019Updated 7 years ago
- this repository is vim cfg for verilog.☆56Aug 28, 2026Updated last week
- GPGPU supporting RISCV-V, developed with verilog HDL☆162Feb 24, 2025Updated last year
- AXI Interconnect☆58Aug 20, 2021Updated 5 years ago
- GoWin FPGA implement nes/fc☆15Sep 22, 2023Updated 2 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆345Sep 14, 2023Updated 2 years ago
- Pure FPGA implementation of music spectrum and waveform display, supporting background image loading from an SD card,FIR filtering-based …☆35Jan 24, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- OpenExSys_NoC a mesh-based network on chip IP.☆21Dec 1, 2023Updated 2 years ago
- This project presents the implementation of Quantum Key Distribution (QKD) Protocol:BB84 on FPGA. Quantum Communication Methodology has b…☆14Dec 29, 2022Updated 3 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆21Sep 14, 2023Updated 2 years ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- Build an open source, extremely simple DMA.☆25Feb 17, 2019Updated 7 years ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆12Jun 14, 2020Updated 6 years ago
- This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, Syst…☆17Jun 26, 2024Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆175May 10, 2025Updated last year
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆39Aug 13, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Things to learn for new students in the Lab for AI chips and systems of BJTU .☆272Nov 7, 2024Updated last year
- Must-have verilog systemverilog modules☆39May 1, 2022Updated 4 years ago
- Deploy llama2.c on the OpenLA500 SoC with custom AI accelerator (FPGA)☆23Jun 16, 2026Updated 2 months ago
- Verilog Configurable Cache☆197Jun 10, 2026Updated 2 months ago
- opensource NPU for LLM inference (this run gpt2)☆243Feb 16, 2026Updated 6 months ago
- TFT Clock by Gowin FPGA | 华中科技大学电信学院硬件课设基于国产高云FPGA的多功能TFT屏数字钟☆10Jun 14, 2023Updated 3 years ago
- A monolithic kernel based on ArceOS.☆14May 24, 2025Updated last year