☆141May 30, 2026Updated 5 months ago
Alternatives and similar repositories for EasyAXI
Users that are interested in EasyAXI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆34Jul 9, 2025Updated last year
- AXI Interconnect☆59Aug 20, 2021Updated 5 years ago
- Verilog AXI components for FPGA implementation☆2,171Feb 27, 2025Updated last year
- biRISC-V - 32-bit dual issue RISC-V CPU Software Environment☆17Jun 24, 2021Updated 5 years ago
- Deploy llama2.c on the OpenLA500 SoC with custom AI accelerator (FPGA)☆24Jun 16, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FSA: Fusing FlashAttention within a Single Systolic Array☆209Apr 15, 2026Updated 6 months ago
- ☆85Aug 30, 2022Updated 4 years ago
- ☆44Jul 28, 2025Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆181May 10, 2025Updated last year
- ☆58Jan 14, 2021Updated 5 years ago
- A Convolutional Neural Network Accelerator implementation on FPGA, xilinx （xczu7ev-ffvc1156-2-i）, The inference of yolov8 took 60ms.☆582Jul 17, 2025Updated last year
- 一个极其简易的RV32I指令集单核MCU，用户级与特权级支持，仅运行机器模式。☆68Oct 21, 2026Updated 2 weeks ago
- AXI协议规范中文翻译版☆197Jul 5, 2022Updated 4 years ago
- The Ultra-Low Power RISC-V Core☆1,977Sep 25, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆354Sep 14, 2023Updated 3 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 6 years ago
- ☆258Jun 25, 2025Updated last year
- Build an open source, extremely simple DMA.☆25Feb 17, 2019Updated 7 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 10 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆29Jun 30, 2025Updated last year
- fpga based nes box☆23Sep 20, 2021Updated 5 years ago
- A RV32I pipeline CPU and applications transplanted from AM, NJU-Project-N☆13Feb 25, 2022Updated 4 years ago
- 给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行☆19Aug 26, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An Open-Source Processor for Accelerating Spiking Neural Network☆13Sep 30, 2022Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆67Nov 1, 2018Updated 8 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- GoWin FPGA implement nes/fc☆15Sep 22, 2023Updated 3 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆42Nov 30, 2022Updated 3 years ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆13Jun 14, 2020Updated 6 years ago
- 本项目是一个基于RISC-V指令集架构的向量处理器(Vector Processing Unit, VPU)设计，旨在实现RISC-V向量扩展(RVV)规范中定义的向量运算功能。涵盖了处理器设计、计算机体系结构和硬件描述语言编程等多个领域的知识。☆21May 8, 2025Updated last year
- ☆34Mar 19, 2026Updated 7 months ago
- 乱序摸鱼：面向 LinxISA NPU 大型系统开发的多 Agent harness 原型☆22Jul 16, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆21Jan 13, 2026Updated 9 months ago
- ☆62Feb 18, 2019Updated 7 years ago
- A Claude Code plugin for process management from requirement sorting to delivery☆31Jun 4, 2026Updated 5 months ago
- this repository is vim cfg for verilog.☆56Oct 17, 2026Updated 3 weeks ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆173Feb 24, 2025Updated last year
- This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, Syst…☆17Jun 26, 2024Updated 2 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆21Sep 14, 2023Updated 3 years ago