☆110Mar 2, 2026Updated 2 months ago
Alternatives and similar repositories for EasyAXI
Users that are interested in EasyAXI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行☆19Aug 26, 2019Updated 6 years ago
- fpga based nes box☆22Sep 20, 2021Updated 4 years ago
- This project presents the implementation of Quantum Key Distribution (QKD) Protocol:BB84 on FPGA. Quantum Communication Methodology has b…☆14Dec 29, 2022Updated 3 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆21Sep 14, 2023Updated 2 years ago
- Must-have verilog systemverilog modules☆38May 1, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- OS2022-Proj95☆11Jun 5, 2022Updated 3 years ago
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆11Jun 14, 2020Updated 5 years ago
- TFT Clock by Gowin FPGA | 华中科技大学电信学院硬件课设基于国产高云FPGA的多功能TFT屏数字钟☆10Jun 14, 2023Updated 2 years ago
- Post-quantum cryptography (PQC) - Falcon☆16Apr 15, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,037Feb 27, 2025Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆322Sep 14, 2023Updated 2 years ago
- ☆19Dec 3, 2019Updated 6 years ago
- AXI Interconnect☆56Aug 20, 2021Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A small 32-bit implementation of the RISC-V architecture☆32Apr 10, 2026Updated 3 weeks ago
- 适用于 Debian-based 发行版（Debian/Ubuntu/Mint/...）的 APT 软件源/仓库。An APT repository for Debian-based distro (Debian/Ubuntu/Mint/...).☆24Apr 27, 2026Updated last week
- ppmd_sh is a statistical compressor based on Dmitry Shkarin's ppmd vJr1☆25Feb 22, 2023Updated 3 years ago
- Tiny matrix multiplication ASIC with 4-bit math☆12Apr 19, 2024Updated 2 years ago
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated 3 months ago
- this repository is vim cfg for verilog.☆55Apr 24, 2026Updated 2 weeks ago
- This repository contains tutorial code and supplementary note for point cloud processing.☆12Aug 5, 2023Updated 2 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆16Oct 4, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- MNIST using tensorflow, c++ and fpga (zynq7010)☆25Mar 16, 2023Updated 3 years ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆10Jan 18, 2022Updated 4 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 3 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆39Sep 21, 2021Updated 4 years ago
- fpga based nes box☆33Nov 9, 2021Updated 4 years ago
- BiSUNA framework specialized to compile for the Xilinx Alveo U50☆13Dec 3, 2020Updated 5 years ago
- ECG Classification using PyTorch☆18Jun 27, 2022Updated 3 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆739Apr 7, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Memory Benchmark for OpenCL-supported Intel FPGAs☆11Dec 25, 2023Updated 2 years ago
- Hardware Accelerators on FPGA for Computer Vision Applications☆12Dec 16, 2025Updated 4 months ago
- ☆40May 11, 2021Updated 4 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- B站抢票☆26Apr 25, 2024Updated 2 years ago
- 常用Verilog模块☆20Mar 3, 2020Updated 6 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆29Jul 7, 2019Updated 6 years ago