RongyeL / EasyAXILinks
☆38Updated last week
Alternatives and similar repositories for EasyAXI
Users that are interested in EasyAXI are comparing it to the libraries listed below
Sorting:
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- AXI协议规范中文翻译版☆151Updated 2 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- AXI总线连接器☆97Updated 5 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- Cortex M0 based SoC☆73Updated 3 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆94Updated 3 weeks ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆178Updated 7 months ago
- CPU Design Based on RISCV ISA☆111Updated 11 months ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- FFT implement by verilog_测试验证已通过☆57Updated 8 years ago
- 数字IC秋招项目、手撕代码☆35Updated last year
- fpga跑sobel识别算法☆35Updated 4 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- FPGA实现简单的图像处理算法☆47Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆200Updated last year
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆86Updated 3 years ago
- image processing based FPGA☆106Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆186Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆210Updated last year
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆179Updated last year
- ☆64Updated 9 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆27Updated 4 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆126Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆205Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆120Updated 2 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度 提取赛题设计源文件☆32Updated 2 years ago