RongyeL / EasyAXILinks
☆71Updated last month
Alternatives and similar repositories for EasyAXI
Users that are interested in EasyAXI are comparing it to the libraries listed below
Sorting:
- AXI协议规范中文翻译版☆163Updated 3 years ago
- AXI总线连接器☆104Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆206Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆199Updated 11 months ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆98Updated 3 years ago
- CPU Design Based on RISCV ISA☆122Updated last year
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- ☆149Updated last month
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆209Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆57Updated last year
- ☆69Updated 9 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆256Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆118Updated 2 weeks ago
- AMBA bus lecture material☆467Updated 5 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆221Updated 2 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆157Updated 4 years ago
- Vivado诸多IP,包括图像处理等☆230Updated last year
- ARM中 通过APB总线连接的UART模块☆67Updated 5 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆191Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆167Updated 2 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆163Updated last year
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆20Updated last year
- Pipeline FFT Implementation in Verilog HDL☆133Updated 6 years ago