RongyeL / EasyAXILinks
☆52Updated 2 months ago
Alternatives and similar repositories for EasyAXI
Users that are interested in EasyAXI are comparing it to the libraries listed below
Sorting:
- AXI总线连接器☆103Updated 5 years ago
- AXI协议规范中文翻译版☆159Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆211Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year
- Vivado诸多IP,包括图像处理等☆209Updated last year
- ☆148Updated 3 weeks ago
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- ARM中通过APB总线连接的UART模块☆66Updated 5 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆187Updated 9 months ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆93Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- AMBA bus lecture material☆454Updated 5 years ago
- Cortex M0 based SoC☆74Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆128Updated 4 years ago
- CPU Design Based on RISCV ISA☆118Updated last year
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆106Updated last week
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆235Updated last year
- 视频旋转(2019FPGA大赛)☆35Updated 5 years ago
- this repository is vim cfg for verilog.☆50Updated last year
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆199Updated last year
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆52Updated 11 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆359Updated last year
- commit rtl and build cosim env☆36Updated last year
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆175Updated 7 years ago
- ☆67Updated 9 years ago
- Pipeline FFT Implementation in Verilog HDL☆126Updated 6 years ago
- FPGA☆126Updated 5 years ago