RongyeL / EasyAXILinks
☆73Updated last month
Alternatives and similar repositories for EasyAXI
Users that are interested in EasyAXI are comparing it to the libraries listed below
Sorting:
- AXI协议规范中文翻译版☆165Updated 3 years ago
- AXI总线连接器☆104Updated 5 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆119Updated 2 weeks ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3 个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆264Updated 2 years ago
- CPU Design Based on RISCV ISA☆122Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆208Updated 2 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆59Updated last year
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆211Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆202Updated last week
- Vivado诸多IP,包括图像处理等☆232Updated last year
- ARM中通过APB总线连接 的UART模块☆68Updated 5 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆224Updated 2 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆100Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- ☆149Updated last week
- ☆69Updated 9 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆387Updated last month
- AMBA bus lecture material☆471Updated 5 years ago
- Pipeline FFT Implementation in Verilog HDL☆137Updated 6 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆265Updated 7 years ago
- 一个开源的FPGA神经网络加速器。☆180Updated 2 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆111Updated last year
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆57Updated last year
- CNN accelerator implemented with Spinal HDL☆154Updated last year
- commit rtl and build cosim env☆36Updated last year
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆192Updated 2 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆45Updated 3 years ago