RongyeL / EasyAXILinks
☆88Updated last week
Alternatives and similar repositories for EasyAXI
Users that are interested in EasyAXI are comparing it to the libraries listed below
Sorting:
- AXI协议规范中文翻译版☆171Updated 3 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆108Updated 4 years ago
- AXI总线连接器☆105Updated 5 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆213Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆221Updated 3 months ago
- CPU Design Based on RISCV ISA☆129Updated last year
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆127Updated this week
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆65Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆294Updated 2 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆238Updated 2 years ago
- 2023集创赛紫光同创杯一等奖项目☆146Updated 2 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆223Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆179Updated 2 years ago
- AMBA bus lecture material☆508Updated 6 years ago
- ☆153Updated 2 months ago
- ARM中通过APB总线连接的UART模块☆71Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆39Updated 3 years ago
- 数字IC设计 学习笔记☆159Updated 4 years ago
- this repository is vim cfg for verilog.☆54Updated last year
- Vivado诸多IP,包括图像处理等☆234Updated last year
- achieve softmax in PYNQ with heterogeneous computing.☆67Updated 7 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆163Updated 5 years ago
- ☆74Updated 10 years ago
- Pipeline FFT Implementation in Verilog HDL☆160Updated 6 years ago
- AXI DMA 32 / 64 bits☆124Updated 11 years ago
- fpga跑sobel识别算法☆44Updated 4 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆61Updated 9 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆156Updated 9 months ago