Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.
☆21Dec 11, 2023Updated 2 years ago
Alternatives and similar repositories for fix-tcpip-project
Users that are interested in fix-tcpip-project are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆30Jul 9, 2025Updated 9 months ago
- UDP-IP stack accelerator and is able to send and receive data through Ethernet link☆46Nov 3, 2025Updated 5 months ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆61Jan 10, 2024Updated 2 years ago
- DPDK-based Packet Generator☆15Dec 14, 2015Updated 10 years ago
- SGMII☆13Jul 17, 2014Updated 11 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- Stock/ETF auto-trading code in R for IBAPI☆10Aug 1, 2018Updated 7 years ago
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- Free Monte Carlo Simulation Excel Add-in & Stochastic Optimization tool☆18Jun 18, 2023Updated 2 years ago
- LightWeight IP Application Examples for Xilinx FPGA☆15Jan 19, 2016Updated 10 years ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆37Apr 17, 2022Updated 3 years ago
- Mirror of git://git.zerfleddert.de/usb-driver☆20Aug 9, 2013Updated 12 years ago
- A pure-Rust implementation of group operations on Ristretto and Curve25519☆29Aug 14, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Nov 24, 2014Updated 11 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆34Jan 2, 2024Updated 2 years ago
- A pure rust implementation of Peter Jäckel's implied volatility calculation☆19Mar 18, 2026Updated 3 weeks ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆41Mar 24, 2026Updated 3 weeks ago
- Tiny Tapeout GDS Action (using LibreLane)☆22Apr 3, 2026Updated last week
- TinyTapeout demo pcb's RP2040 functionality☆19Updated this week
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆12Sep 3, 2019Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 5 years ago
- ☆16Nov 6, 2019Updated 6 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- CaPI: Compiler-assisted Performance Instrumentation☆18Updated this week
- A deep learning based bioinformatics project on epigenetics in Type 2 Diabetes.☆17Mar 25, 2023Updated 3 years ago
- Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher☆17Feb 27, 2024Updated 2 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆55Oct 9, 2023Updated 2 years ago
- ☆16Mar 18, 2024Updated 2 years ago
- Mirror of tutorials☆13Jan 11, 2016Updated 10 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- How to make simple market profile charts in seaborn.☆13Aug 21, 2018Updated 7 years ago
- ☆15Dec 1, 2022Updated 3 years ago
- 一个基于ModBus RTU协议的PLC继电器从站☆11Dec 2, 2015Updated 10 years ago
- M.2 Key E KiCad footprints☆12Nov 24, 2023Updated 2 years ago
- TCP Offload Engine☆78Nov 18, 2017Updated 8 years ago
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- A simple CANopen stack implemented using C programming language.☆11Apr 23, 2014Updated 11 years ago