Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.
☆25Dec 11, 2023Updated 2 years ago
Alternatives and similar repositories for fix-tcpip-project
Users that are interested in fix-tcpip-project are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆42Jul 30, 2026Updated 3 months ago
- TCP Offload Engine☆79Nov 18, 2017Updated 8 years ago
- AXI4 to SRAM Interface☆13May 2, 2022Updated 4 years ago
- openENOC is an open-source Ethernet-based NoC for scalable MPSoC systems, using Layer-2 frame switching to connect CPUs, accelerators and…☆28Oct 23, 2026Updated last week
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆72Jan 10, 2024Updated 2 years ago
- ☆83Feb 5, 2022Updated 4 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆47Nov 24, 2014Updated 11 years ago
- a hardware task scheduler design☆11Sep 14, 2022Updated 4 years ago
- ☆29May 5, 2022Updated 4 years ago
- UDP-IP stack accelerator and is able to send and receive data through Ethernet link☆52Nov 3, 2025Updated 11 months ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 8 years ago
- SystemVerilog implementation of a Dynamically Weighted Round Robin arbiter☆14Mar 21, 2017Updated 9 years ago
- AES☆16Oct 4, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- git clone of http://code.google.com/p/axi-bfm/☆18May 21, 2013Updated 13 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 8 years ago
- SGMII☆14Jul 17, 2014Updated 12 years ago
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆136Updated this week
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- High Frequency Trading using Vivado HLS☆176Jun 8, 2017Updated 9 years ago
- Stock/ETF auto-trading code in R for IBAPI☆10Aug 1, 2018Updated 8 years ago
- Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler☆10Mar 31, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆977Oct 21, 2026Updated last week
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 10 months ago
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- mWATTBAT: The open source Radar Chip☆12Sep 1, 2025Updated last year
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- How to make simple market profile charts in seaborn.☆12Aug 21, 2018Updated 8 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆22Nov 26, 2018Updated 7 years ago
- Hardware implementation of the ChaCha20-Poly1305 AEAD construction☆14Oct 8, 2020Updated 6 years ago
- RTL code of some arbitration algorithm☆16Oct 10, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- LightWeight IP Application Examples for Xilinx FPGA☆16Jan 19, 2016Updated 10 years ago
- A pure-Rust implementation of group operations on Ristretto and Curve25519☆28Aug 14, 2024Updated 2 years ago
- 笔记整理 Skill：一个用于 Claude Code 的课程资料、PDF、PPT、题库整理成 Markdown/Obsidian 复习笔记的 Claude Skill。☆17Jun 30, 2026Updated 4 months ago
- Mirror of git://git.zerfleddert.de/usb-driver☆22Aug 9, 2013Updated 13 years ago
- ☆14Apr 17, 2024Updated 2 years ago
- ☆23Jun 28, 2022Updated 4 years ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆38Apr 17, 2022Updated 4 years ago