Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.
☆20Dec 11, 2023Updated 2 years ago
Alternatives and similar repositories for fix-tcpip-project
Users that are interested in fix-tcpip-project are comparing it to the libraries listed below
Sorting:
- ☆28Jul 9, 2025Updated 7 months ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆60Jan 10, 2024Updated 2 years ago
- UDP-IP stack accelerator and is able to send and receive data through Ethernet link☆44Nov 3, 2025Updated 4 months ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆34Jan 2, 2024Updated 2 years ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆37Apr 17, 2022Updated 3 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- TCP Offload Engine☆78Nov 18, 2017Updated 8 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Nov 24, 2014Updated 11 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆12Sep 3, 2019Updated 6 years ago
- 一个基于ModBus RTU协议的PLC继电器从站☆11Dec 2, 2015Updated 10 years ago
- Create cross repository milestones in Github☆10Nov 10, 2025Updated 3 months ago
- Flavour of moltbot(clawdbot)🦀☆23Feb 3, 2026Updated last month
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- Docker Image and scripts for easily compiling native applications (C, C++ and Rust) for the Steam Deck☆13Apr 13, 2022Updated 3 years ago
- Fetch Sui trade events and post messages to social media.☆11Sep 24, 2024Updated last year
- Free Monte Carlo Simulation Excel Add-in & Stochastic Optimization tool☆18Jun 18, 2023Updated 2 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- sui on-chain DCA bot☆12Apr 1, 2024Updated last year
- ☆12Sep 18, 2024Updated last year
- Retro win95 player☆10Dec 7, 2018Updated 7 years ago
- code and resources for our paper "Achieving Joint Training Accuracy in Continual Learning" in AAAI2025☆15Feb 25, 2025Updated last year
- a python-like interpreter which implemented in C++☆12Apr 14, 2023Updated 2 years ago
- A full-stack NextJS web client for SSH☆15Mar 31, 2025Updated 11 months ago
- ☆12Jun 9, 2022Updated 3 years ago
- 一个静态链接glibc的示例程序☆10Oct 8, 2022Updated 3 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆55Oct 9, 2023Updated 2 years ago
- SGMII☆13Jul 17, 2014Updated 11 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆19Sep 14, 2023Updated 2 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 3 years ago
- An easy to use chrome extension for tab management☆13Mar 15, 2025Updated 11 months ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆12Sep 7, 2018Updated 7 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- Tiny Tapeout GDS Action (using OpenLane)☆17Updated this week
- Stock/ETF auto-trading code in R for IBAPI☆10Aug 1, 2018Updated 7 years ago