SystemVerilog AXI verification library and video-DMA IP: AXI4/Lite/Stream BFMs, triple-buffer VDMA, and multi-tap temporal VDMA with byte-exact real-image round-trip tests. Verilator · Yosys · Docker · CI.
☆26Jul 5, 2026Updated 2 months ago
Alternatives and similar repositories for verilaxi
Users that are interested in verilaxi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- 100G Udp Link For axi Stream☆17Jun 27, 2023Updated 3 years ago
- 复微杯☆18Aug 7, 2024Updated 2 years ago
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆29Apr 6, 2026Updated 5 months ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open-source RTL IP developement for IIR/FIR filters in SystemVerilog, along with the C model and verification IP in UVM☆15Jul 8, 2026Updated 2 months ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Nov 10, 2023Updated 2 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 6 years ago
- ☆19Oct 5, 2020Updated 5 years ago
- Yet Another Debug Transport☆31Jul 4, 2026Updated 2 months ago
- ☆12Jun 4, 2021Updated 5 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆35May 17, 2020Updated 6 years ago
- Deploy llama2.c on the OpenLA500 SoC with custom AI accelerator (FPGA)☆24Jun 16, 2026Updated 3 months ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆940Aug 28, 2026Updated 3 weeks ago
- Lightweight re-packaging of AsyncQueue library from rocket-chip☆18Jun 23, 2023Updated 3 years ago
- ☆10Dec 28, 2022Updated 3 years ago
- ☆35Jul 9, 2025Updated last year
- TMDS encoding tools☆18Jan 11, 2018Updated 8 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆23Nov 18, 2025Updated 10 months ago
- Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.☆10Aug 13, 2022Updated 4 years ago
- Typhoon GPU on FPGA☆13Aug 22, 2019Updated 7 years ago
- Recipe for FPGA cooking☆12Mar 15, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An awesome curated list of languages and tools to program FPGAs☆76Jun 22, 2022Updated 4 years ago
- PrUcess is a low-power multi-clock configurable digital processing system that executes commands (unsigned arithmetic operations, logical…☆13Apr 29, 2023Updated 3 years ago
- A collection of SPI related cores☆23Nov 12, 2024Updated last year
- A functional GameBoy Emulator written in C++ and SDL.☆10Jun 7, 2019Updated 7 years ago
- 基于tcmalloc，实现了一个具有三层缓存的高并发内存池（ThreadCache、Centralcache，PageCache）☆14Mar 11, 2023Updated 3 years ago
- documentation and code for a Python PEP about an appoximate equal check for Python☆17Jun 29, 2015Updated 11 years ago
- An open-source HDL register code generator fast enough to run in real time.☆91Aug 10, 2026Updated last month
- AMD OpenNIC Shell includes the HDL source files☆155Jan 2, 2025Updated last year
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Training machine learning models on time-series data for the tinyml-esp repository.☆17Feb 13, 2024Updated 2 years ago
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆16Jun 25, 2025Updated last year
- I2C models for cocotb☆49Aug 24, 2026Updated 3 weeks ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆29Sep 9, 2026Updated last week
- git clone of http://code.google.com/p/axi-bfm/☆18May 21, 2013Updated 13 years ago
- Collection of hardware description languages writings and code snippets☆30Jan 29, 2015Updated 11 years ago
- ☆16Apr 27, 2025Updated last year